



Module Pariedad(Clk, Reset, init, Data\_Tx, Par, Done)

```

input Clk;
input Reset;
input init;
input Data_Tx [0:7];

wire Z;
wire shift;
wire reset;
wire load;

wire Data [0:7]
wire inc;
wire count;

output Par;
output Done;

```

Endmodule

```

comp comp0(.in_Data(Data), .out_Z(Z));
RCR RCR0.Clk(Clk), .in_Data(Data_Tx), .out_Shift(shift);
count count0(.in_inc(inc), .out_Par(Par), .reset(reset));
control control0(.in_Z(Z), .in_init(init), .Done(Done), .Reset(reset));

```