


# Contents

- A/D converter architectures
- Noise of A/D and D/A conversion
- Power supply
- Input filters and buffers
- Output filters and buffers
  
- References


# ADC Structures

## ⌘ Overview



# Flash Converter

- ⌘ Structure :
  - $2^N$  Resistors
  - $2^N$  Comparators
    - Primary coding is like a thermometer code
    - Need a  $2^N$ -to- $N$  encoder




# Flash Converter

---

- ⌘ Resolution : 6-8 bits
- ⌘ Speed : 100M - 1G sps (one cycle for latches)
- ⌘ Throughput : idem
- ⌘ Power : high!
- ⌘ Applic Domain : very fast sampling (oscilloscopes, spectrum analyser, ...)
- ⌘ Flash conv don't need à S/H amplifier

# Pipeline Converter

## ⌘ Structure




# Pipeline Converter

---

- ⌘ Resolution : 8-12 bits
- ⌘ Speed (Latency) : 1M - 500M sps (3-4 stages X 1 clock cycle)
- ⌘ Throughput : full speed = clock cycle
- ⌘ Power : high
- ⌘ Applic Domain : high speed applic, communications
- ⌘ S/H at each stage

# SAR Converter

## ⌘ Structure



# SAR Converter



---

- ⌘ Resolution : 8-16 bits
- ⌘ Speed (Latency) : 100k - 10M sps ( $\sim N$  cycles latency)
- ⌘ Throughput : 1 sample/ $\sim N$  clk cycles
- ⌘ Power : medium
- ⌘ Applic Domain : industrial domain, suits for multi-channel (i.e analog inputs for uC)
- ⌘ Need a S/H



# Successive approximation register

The logic circuit below is a successive approximation register processing the comparator output  $D$  and generating the conversion result  $Z$ . Describe its operation in time with the help of the conversion example presented below.




D	z <sub>7</sub>	z <sub>6</sub>	z <sub>5</sub>	z <sub>4</sub>	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>
z <sub>7</sub>		1						1
z <sub>6</sub>			0					0
z <sub>5</sub>				0				0
z <sub>4</sub>					1			1
z <sub>3</sub>						1		1
z <sub>2</sub>							0	0
z <sub>1</sub>								1
z <sub>0</sub>								0

T	R	D	z <sub>7</sub>	z <sub>6</sub>	z <sub>5</sub>	z <sub>4</sub>	z <sub>3</sub>	z <sub>2</sub>	z <sub>1</sub>	z <sub>0</sub>	CC
0	1	D <sub>7</sub>	1	0	0	0	0	0	0	0	0
1	0	D <sub>7</sub>	D <sub>7</sub>	1	0	0	0	0	0	0	0
2	0	D <sub>6</sub>	D <sub>7</sub>	D <sub>6</sub>	1	0	0	0	0	0	0
3	0	D <sub>5</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	1	0	0	0	0	0
4	0	D <sub>4</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	1	0	0	0	0
5	0	D <sub>3</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	1	0	0	0
6	0	D <sub>2</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	1	0	0
7	0	D <sub>1</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	1	0
8	0	D <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	1

# Noise sources (1)


⌘ In an A/D converter, noise comes from many sources:

- (1) quantization noise, (see last week)
- (2) noise generated by the converter itself,
- (3) application circuit noise (Reference & Power Supply, GND bounce, LAYOUT consideration)
- (4) (sampling) clock jitter.




## Noise sources (2)

- Analog input circuit noise is *additive*.
- Voltage reference noise is *multiplicative*.
- Quantisation noise is *additive*.




## Noise sources (3)

- ⌘ Noise sources have to be decorrelated: White noise can be assumed only in this case.
- ⌘ Many noise are correlated => very difficult to predict the effective behaviour !
- ⌘ Make this test !



# Zero Volt test

✂ AD2274:




- Evaluate the RMS value of Noise. ( $\sigma \approx$  )

# Voltage reference

- ⌘ Stability of the REFERENCE is crucial for best performance of the Converter.
  - While these voltages appear static, they could be dynamically used in the ADC system.
  - During every conversion the voltages on these pins are sampled and must settle within a fraction of the ADC clock rate, for example.
- ⌘ Ref Voltage Sources are never good enough !
  - They introduces NOISE in the system
  - Quality of the DECOUPLING on the PCB

# Power supply

- ⌘ If  $\pm 15V$  power supply available, use them!
  - Design much easier (Low-noise amp, mature technologies, availability of the components...)
- ⌘ But portable equipment have only one battery (e.g. 2.7V)
  - $\Rightarrow$  DC/DC boost needed, but Analog circuits don't like it !





# Power supply rejection


⌘ How much tolerant are ADC to supplies

⌘ Ideal:

PSRR	Power-supply rejection ratio	Without 0.1-μF board supply capacitors, with 100-kHz supply noise	85	85	dB
------	------------------------------	---	----	----	----

⌘ Reality:

*Taux de réjection de l'alimentation du CAN 12 bits ADC12040.  
Pour ce faire, un bruit d'amplitude 200mV est injecté dans  
l'alimentation à différentes fréquences.*




- Modern DC/DC switching freq : [500k ... 2MHz]



# Power supply scheme (1)


- ⌘ Synchronize DC/DC regulator to the master sampling clock  
to avoid this (Input grounded test; no LDO after DC/DC regulators ):




## Power supply scheme (2)

⌘ Analog Power  
Supply needs LDO !

- 8-10 bits not dramatic
- 12 bits & + : very important



# Power supply scheme example




- Multi-voltage schemes tend to complexity...

# Input matching (1)

- ⌘ Determine the Nyquist freq and choose an ideal sample frequency. ( $1.2 \dots 2 f_{\text{NYQ}}$ )
- ⌘ Evaluate the feasibility of an Over- / Undersampling process.
  - First selection of the ADC's family
- ⌘ Evaluate the needs & specifications of an antialiasing filter (passive - active, corner freq, order...)
- ⌘ Evaluate the needs & specifications of the voltage matching (attenuator, amplifier, level-shifter,...)

## Input matching (2)



**Figure 6.39:** Proper Positioning of the Antialiasing Filter Will Reduce the Effects of Op Amp Noise



# Single ended and common mode adaptation

⌘ Modern ADC are single supply





Figure 6.11: Single-Ended Single-Supply DC-Coupled Level Shifter

# Single ended to differential (AC) conversion


⌘ Transformer suits HF



**Figure 6.29:** Transformer Coupling into the AD6645 14-Bit, 80-/105-MSPS Complementary Bipolar Process ADC

# Single ended to differential (DC) conversion


⌘ AO: high BW, high slew-rate, low-noise ...




**Figure 6.31:** Op Amp Single-Ended to Differential DC-Coupled Driver with Level Shifting



# Example for buffer distortion performance




AD8057/AD8058 Op Amp Distortion Versus Frequency  
 $G = +1$ ,  $R_L = 150 \Omega$ ,  $V_S = \pm 5 V$



AD8057/AD8058 Op Amp Distortion Versus Output Voltage  
 $G = +1$ ,  $R_L = 150 \Omega$ ,  $V_S = \pm 5 V$


- Beware of distortion increase at high frequencies
- Performance may be better for higher load resistance

# SAR ADC input characteristics



➤ Example: AD7466


# Single supply SAR ADC with bipolar input



**Figure 6.19:** *Drivina Single-Supply Data Acquisition ADCs With Scaled Inputs*

- Scaling network at the input

## Exercise




thermal balance by distributed temp. measurement	Channel 1	DES	21.03.10	furrer
		REV	V1.0	
HAUTE ECOLE VALAISANNE		1/6	[Path] therm bal v 1.1.sch	

## Pt1000 input circuit (2)

The circuit on the slide above acquires a temperature measured by a Pt1000 resistor, through a 24 bits ADC (ADS1281), with the following characteristics :  $f_s = 10\text{Hz}$ , dynamic range of AINP and AINN :  $0 \dots V_{\text{ref}}$ , conversion of  $V_{\text{AINP}} - V_{\text{AINN}}$  within the range  $\pm V_{\text{ref}}$ .  $V_{\text{ref}} = 2.5\text{V}$  (net +2.5V\_REF).


- Describe in words the function of each of the 3 framed blocks.
- Why are resistors R16 and R18 not set to equal values ?
- Determine the temperature measurement range in  $^{\circ}\text{C}$  and the circuit sensitivity in  $\text{LSB}/^{\circ}\text{C}$ , knowing that the resistance of the Pt1000 sensor is  $1000\Omega$  at  $0^{\circ}\text{C}$ , increasing by  $0.4\%/^{\circ}\text{C}$ .
- Consider only voltage and current noises of the operational amplifiers AD8552:  $40\text{nV}/\text{rtHz}$  and  $2\text{fA}/\text{rtHz}$ , supposed to be uniform over frequency. What is the spectral density of the current noise in the Pt1000 sensor ? What is the spectral density of the voltage noise at inputs AINP and AINN of the A/D converter ? What is the signal-to-noise ratio between 0 and 5Hz after A/D conversion, taking into account quantization noise and noise in the operational amplifiers ?

# Integrated differential amplifier drivers (1)




- ◆ + and - input currents are zero
- ◆ + and - input voltages are equal
- ◆ Output voltages are  $180^\circ$  out of phase and symmetrical about  $V_{OCM}$
- ◆ Gain =  $R_F/R_G$

# Integrated differential amplifier drivers (2)



- $\beta_1$  : Amount of feedback from  $V_{out-}$  to  $V_+$
- $\beta_2$  : Amount of feedback from  $V_{out+}$  to  $V_-$

## Integrated differential amplifier drivers (3)




**Figure 6.35:** High Speed Differential Line Driver, Line Receiver Applications



# Integrated differential amplifier drivers (4)

- Replacement for baluns when direct coupling required



## AD8038 DIFF. AMP SPECIFICATIONS

- ◆ Output Voltage Noise =  $11.6\text{nV}/\sqrt{\text{Hz}}$
- ◆ Closed-Loop BW = 300MHz
- ◆ Closed-Loop Noise BW =  $1.57 \times 300\text{MHz} = 471\text{MHz}$

## AD9235 ADC SPECIFICATIONS

- ◆ Effective Input Noise =  $132\mu\text{V rms}$
- ◆ Small Signal Input BW = 500MHz
- ◆ Input Noise BW =  $1.57 \times 500\text{MHz} = 785\text{MHz}$

AD8038 Output Noise Spectral Density =  $11.6\text{nV}/\sqrt{\text{Hz}}$  (Including Resistors)


$$V_{ni} = 11.6\text{nV}/\sqrt{\text{Hz}} \cdot \sqrt{50\text{MHz}} = 78.2\mu\text{V rms}$$

**Figure 6.38:** Noise Calculations for the AD8138 Differential Op Amp Driving the AD9235 12-Bit, 20-/40-/65-MSPS ADC

Input filters and buffers

## Front end bridge connection

- 4 wire Kelvin connection
- Ratiometric conversion



**Figure 8.7:** AD7730 Bridge Application Showing Ratiometric Operation and Kelvin Sensing

# Weigh scale example (1)


- ◆ **Full Load:** 2 kg
- ◆ **Sensitivity:** 2 mV/V
- ◆ **Excitation:** 10 V max

- ◆ **Other Features**

- Impedance 350  $\Omega$
- Total Error 0.025 %
- Hysteresis 0.025 %
- Repeatability 0.01%
- Temperature drift: 10ppm
- Overload 150%
- Dimensions
- Cost (\$200)



TYPICAL LOAD CELLS




*Figure 8.9: Load Cell Characteristics*

## Weigh scale example (2)

- ◆ Full Load: 2 kg
- ◆ Sensitivity: 2 mV/V
- ◆ Excitation: 5 V

- $V_{FS} = V_{EXC} \times \text{Sensitivity}$
- $V_{FS} = 5V \times 2mV/V = 10 \text{ mV}$
- $V_{CM} = 2.5 \text{ V}$


- ◆ Full-Scale Output Voltage: 10 mV
- ◆ Proportional to excitation voltage
  - "Ratiometric"



**Figure 8.10:** Determining Fullscale Output of Load Cell with 5-V Excitation

## Weigh scale example (3)

- ◆ Required 0.1 g in 2 kg
  - ◆ # counts = full-scale / resolution
  - ◆ # counts = 2000 g / 0.1g = 20,000
- 20,000 counts
  - ◆  $V_{FS} = 10\text{mV} @ 5\text{V excitation}$
  - ◆  $V_{P-P} = V_{FS} / \text{\# counts}$
  - ◆  $V_{P-P} = 10\text{mV} / 20,000 = 0.0005\text{mV}$
- 0.5μV p-p noise
  - ◆  $V_{RMS} \approx V_{P-P} / 6.6$
  - ◆  $V_{RMS} \approx 0.5\mu\text{V} / 6.6 = 0.075\mu\text{V}$
- 75nV RMS noise
  - ◆ Bits p-p =  $\log_{10}(V_{FS} / V_{P-P}) / \log_{10}(2)$
  - ◆ Bits p-p =  $\log(10\text{mV} / 0.0005\text{mV}) / 0.3$
- 14.3 bits p-p in 10mV range  
(Noise-free bits)
  - ◆ Bits RMS =  $\log_{10}(V_{FS} / V_{RMS}) / \log_{10}(2)$
  - ◆ Bits RMS =  $\log_{10}(10\text{mV} / 0.000075) / 0.3$
- 17.0 bits RMS in 10mV range  
(Effective resolution)



**Figure 8.11:** *Determining Resolution Requirements*

## Weigh scale example (4)


The noise-free code resolution of the ADC is calculated as follows:

$$\begin{aligned}\text{Noise-Free Code Resolution (Bits)} &= \frac{\log_{10}\left(\frac{V_{FS}}{V_{PP}}\right)}{\log_{10}(2)} \\ &= \frac{\log_{10}\left(\frac{10\text{mV}}{0.5\mu\text{V}}\right)}{\log_{10}(2)} = 14.3 \text{ bits} .\end{aligned}$$

The effective resolution of the ADC is calculated as follows:

$$\begin{aligned}\text{Effective Resolution (Bits)} &= \frac{\log_{10}\left(\frac{V_{FS}}{V_{PP} / 6.6}\right)}{\log_{10}(2)} \\ &= \frac{\log_{10}\left(\frac{10\text{mV}}{0.5\mu\text{V} / 6.6}\right)}{0.3} = 17 \text{ bits}.\end{aligned}$$

## Weigh scale example (5)




- ◆ **Complicated design**
- ◆ **Low pass filter is needed to keep low noise**
  - For example,  $-3\text{dB @ } 10\text{Hz}$ ,  $-60\text{dB @ } 50\text{Hz}$  (difficult filter design)
- ◆ **Instrumentation amplifier performance is critical**
  - Low noise (AD620:  $0.28\mu\text{V p-p}$  noise in  $0.1\text{Hz}$  to  $10\text{Hz}$  BW is approximately  $42\text{nV RMS}$ ), low offset, low gain error

*Figure 8.12: Traditional Approach to Design*

## Weigh scale example (6)


### ➤ Ratiometric conversion



- ◆ **AD7730 was designed for bridge transducers**
  - ◆ Chopper, Buffer, PGA, Digital filter, tare DAC, Calibrations, ...
- ◆ **Fully Ratiometric, changes on  $V_{EXC} = V_{REF}$  eliminated**
  - ◆  $Load \approx V_{OUT} / V_{EXC}$ ,  $AD7730 \text{ Data} \approx V_{IN} / V_{REF}$ ,  $V_{REF} = V_{EXC}$




# Thermocouple interface



- ◆ Bias voltage generator used to generate a common mode voltage for AIN1
- ◆ Current source provides current to thermistor for cold junction compensation and ratiometric operation using REFIN


**Figure 8.19:** Thermocouple Design with Cold Junction Compensation using the AD7793

# DAC output model




**Figure 6.68:** Generalized Model of a High Speed DAC Output such as the AD976x and AD977x Series

# Output buffers




**Figure 6.67:** Buffering DAC Outputs with Op Amps

# AC coupled differential DAC output




**Figure 6.69:** *Differential Transformer Coupling*

# DC coupled differential DAC output



*Differential DC Coupled Output Using a Single-Supply Op Amp*

# Output low-pass filtering



**Figure 6.75:** A 75-kHz 4-Pole Gaussian Active Filter for Buffering the Output of the AD1853 Stereo DAC

# References

W. Kester (ed.): *Analog-Digital Conversion*, Analog Devices 2004, ISBN 0-916550-27-3

**This reference was used as a basis for the present presentation, a series of illustrations are taken from it.**

The book is available for download on the moodle server.

Tietze, Schenk: *Halbleiter-Schaltungstechnik*, Springer 2012 (14<sup>th</sup> ed.), ISBN 3-540-64192-0