




#### Transient Response for an Inverter

- RC model to estimate the step response of the first-order circuit
- The propagation delay is the time at which Vout reaches VDD /2

$$V_{\text{out}}(t) = V_{DD} e^{-t/\tau}$$

$$\tau = RC$$

$$t_{pd} = RC \ln 2$$







# Propagation Delay of Complementary

**CMOS Gates** 


Output not loaded worst case falling worst case rising


NAND3 gate: implementing Elmore Delay Model

worst case:

 $t_{pdf} = ln2[(3C)(R/3) + (3C)(R/3 + R/3) + (9C)(R/3 + R/3 + R/3)]$ = ln2(12RC)

$$t_{pdr} = ln2[(3C)(R) + (3C)(R) + (9C)(R)]$$
  
= ln2(15RC)










## Propagation Delay of Complementary

**CMOS Gates** 

Output not loaded worst case falling worst case rising


NAND3 gate: implementing Elmore Delay Model

best case: contamination delays



$$t_{cdf} = ln2[(9C)(R/3+R/3+R/3)] = ln2(9RC)$$

$$t_{cdr} = ln2[(9C)(R/3)] = ln2(3RC)$$







## Delay of a Multistage Network Logical Effort Method

- G: path logical effort $_{G = \prod g_i}$
- H: path electrical effort path effort F

Is *F=GH? NO* in branching paths


- b : branching effort
- B path branching effort

$$H = \frac{C_{\text{out(path)}}}{C_{\text{in(path)}}}$$
$$F = \prod_{i} f_{i} = \prod_{i} g_{i} h_{i}$$


$$b = \frac{C_{\text{onpath}} + C_{\text{offpath}}}{C_{\text{onpath}}}$$

$$B = \prod b_i$$

$$F = GBH$$



Multistage logic network



G=1 H=90/5=18 F = f1f2 = g1h1g2h2=1×6×1×6=36 F≠GH

Network with two-way branch






multiplication de tous les g

• path logical effort  $G=(4/3)\times(5/3)$ ×(5/3)=100/27

ratastic delay of continion gates					
Gate Type	Number of Inputs				
	1	2	3	4	п
inverter	1				
NAND		2	3	4	n
NOR		2	3	4	n
tristate, multiplexer	2	4	6	8	2n

- path electrical effort H = 45/8
- path branching effort  $B=3\times2=6$
- path effort F=BGH=125
- best stage effort (N=3)  $f = \sqrt[3]{125} \neq 5$
- path parasitic delay P=2+3+2=7
- minimum path delay  $D=3\times5+7=22$  in units of  $\tau$








• Using capacitance transformation

formula: 
$$C_{\text{in}_i} = \frac{C_{\text{out}_i} \times g_i}{\hat{f}}$$

- $y = C_{in3} = 45 \times (5/3)/5 = 15$
- $x = C_{in2} = (15+15) \times (5/3)/5 = 10$
- $\bullet$  8=(10+10+10) × (4/3)/5








 The transistor sizes chosen to give the desired amount of input capacitance while achieving equal rise and fall delays:

P N

- Basic NAND2: Cin =2C+2C
- Basic NAND3: Cin =2C+3C
- Basic NOR2: Cin =4C+1C







#### Path delay verification:

• D=(g1×h1+p1)+(g2×h2+p2)+(g3× h3+p3)=22  $\tau$ 

