

## AdvEIDes


### Exercices

#### Digital Timing Analysis

Classe	Date :
Nom :	

### Exercise 1

In the following circuit, verify if there is any setup or hold violation (clock period=15ns).



### Solution

#### 1. Hold Time Constraint Analysis

Calculate **Minimum** delay along data path

Calculate **Maximum** delay along the clock path

If the difference between the data path and the clock path is negative, then a hold timing violation has occurred.

Data path: FF1/CLK -> FF1/Q-> inverter->FF2/D

Minimum delay in Data Path:  $\min(\text{wire delay CLK to CLK input of FF1}) + \min(\text{tpcq}) + \min(\text{tpinv}) + \min(2 \text{ wire delay}) = (1+9+6+2) \text{ ns} = 18\text{ns}$

Maximum delay in clock Path:  $\max(\text{wire delay}) + \max(\text{tpbuf}) + \max(\text{wire delay}) + \max(\text{thold FF2}) = (6+9+3) \text{ ns} + 2\text{ns} = 17\text{ns}$

Difference between the data path and the clock path:  $18\text{ns} - 17\text{ns} = 1\text{ns} \leftarrow \text{positive Hold slack, hold timing violation}$

#### 2. Setup Time Constraint Analysis

Calculate **Maximum** delay along data path

Calculate **Minimum** delay along the clock path

If the difference between the clock path and the data path is negative, then a setup timing violation has occurred.

Maximum delay in Data Path:  $\max(\text{wire delay CLK to CLK input of FF1}) + \max(\text{tpcq}) + \max(\text{tpinv}) + \max(2 \text{ wire delay}) = (2+11+9+2*2) \text{ ns} = 26\text{ns}$

Minimum delay in clock Path:  $(\text{clock period}) + \min(\text{wire delay}) + \min(\text{tpbuf}) + \min(\text{wire delay}) - \min(\text{tsetup FF2}) = (15\text{ns}) + (2+5+2) \text{ ns} - 4\text{ns} = 20\text{ns}$

Difference between the clock path and the data path:  $20\text{ns} - 26\text{ns} = -6\text{ns} \leftarrow \text{negative setup time violation}$