



Transient Response for an Inverter

- RC model to estimate the step response of the first-order circuit
- The propagation delay is the time at which V_{out} reaches $V_{DD} / 2$

$$V_{out}(t) = V_{DD} e^{-t/\tau}$$

$$\tau = RC$$

$$t_{pd} = RC \ln 2$$



Propagation Delay of Complementary CMOS Gates

NAND3 gate: implementing
Elmore Delay Model

worst case:



$$t_{pdf} = \ln 2 [(3C)(R/3) + (3C)(R/3 + R/3) + (9C)(R/3 + R/3 + R/3)]$$

$$= \ln 2 (12RC)$$

$$t_{pdr} = \ln 2 [(3C)(R) + (3C)(R) + (9C)(R)]$$

$$= \ln 2 (15RC)$$

Output not loaded
worst case falling **worst case rising**



Propagation Delay of Complementary CMOS Gates



NAND3 gate: implementing
Elmore Delay Model

best case: contamination delays


$$t_{cdf} = \ln 2 [(9C)(R/3 + R/3 + R/3)] = \ln 2 (9RC)$$

$$t_{cdr} = \ln 2 [(9C)(R/3)] = \ln 2 (3RC)$$

Output not loaded
worst case falling **worst case rising**



Falling



Rising

Delay of a Multistage Network

Logical Effort Method

- G : path logical effort

$$G = \prod g_i$$

- H : path electrical effort path effort F

$$H = \frac{C_{\text{out(path)}}}{C_{\text{in(path)}}}$$

Is $F=GH$? NO in branching paths

$$F = \prod f_i = \prod g_i b_i$$



- b : branching effort

$$b = \frac{C_{\text{onpath}} + C_{\text{offpath}}}{C_{\text{onpath}}}$$

- B path branching effort

$$B = \prod b_i$$

$$F = GBH$$



Delay of a Multistage Network: Exercise


multiplication de tous les g

- *path logical effort* $G = (4/3) \times (5/3) \times (5/3) = 100/27$
- *path electrical effort* $H = 45/8$
- *path branching effort* $B = 3 \times 2 = 6$
- *path effort* $F = BGH = 125$
- *best stage effort* ($N=3$)
 $f = \sqrt[3]{125} = 5$
- *path parasitic delay* $P = 2 + 3 + 2 = 7$
- *minimum path delay* $D = 3 \times 5 + 7 = 22$ in units of τ

Parasitic delay of common gates

Gate Type	Number of Inputs				
	1	2	3	4	n
inverter	1				
NAND		2	3	4	n
NOR		2	3	4	n
tristate, multiplexer	2	4	6	8	$2n$

capa de sortie / capa d'entrée



Logical effort of common gates


Gate Type	Number of Inputs				
	1	2	3	4	n
inverter	1				
NAND		4/3	5/3	6/3	$(n+2)/3$
NOR		5/3	7/3	9/3	$(2n+1)/3$
tristate, multiplexer	2	2	2	2	2
XOR, XNOR		4, 4	6, 12, 6	8, 16, 16, 8	

Delay of a Multistage Network: Exercise

- Using capacitance transformation formula:

$$C_{in_i} = \frac{C_{out_i} \times g_i}{\hat{f}}$$

- $y = C_{in3} = 45 \times (5/3) / 5 = 15$
- $x = C_{in2} = (15 + 15) \times (5/3) / 5 = 10$
- $8 = (10 + 10 + 10) \times (4/3) / 5$




Delay of a Multistage Network: Exercise

- The transistor sizes chosen to give the desired amount of input capacitance while achieving equal rise and fall delays:

P N

- Basic NAND2: $C_{in} = 2C + 2C$
- Basic NAND3: $C_{in} = 2C + 3C$
- Basic NOR2: $C_{in} = 4C + 1C$



Delay of a Multistage Network: Exercise

Path delay verification:

- $D = (g_1 \times h_1 + p_1) + (g_2 \times h_2 + p_2) + (g_3 \times h_3 + p_3) = 22 \tau$

