	A	В	C	D	E	F	G	Н
1	Date	Version	Release Note					
2	2018.12.13	V1.3	Updated the function 5 of XPD_DCDC to ANT_SWITCH_BIT0, type O					
3			00000000					
4								
5								
6								
7								1
8								1
9								
0								
1								
12								
3								
4								
5								Ta 2
		1			[	-	1	
6	-					-		
7								
8								
9								
0								
1								
2								
3								1
4								1
5								
6								
7								
8								
9								
0								
9 0 1 2								
2								
3								
4								
5								
6								
7								
8								
8								1
0								1
0	1.0							
	( > >  -		se Notes Notes Digital Die Pin List Reg Strapping	100				7.1

	A	В	С	D
1				
2			48	-
3		1.INST_NAME indicate the IO_MUX_REGISTER defined in eagle_soc.h□for example MTDI_U refers to PERIPHS_IO_MUX_MTDI_U		
4		2.PAD NAME accords with the pin name in schematic		
5		3.FUNCTION says the multifunction of each pin pad		
6		func number 1-5 in this table correspond to FUNCTION 0-4 in SDK		
7		e.g. □set MTDI to GPIO12	3	
8		[1]#define FUNC_GPIO12 3 //defined in eagle_soc.h		
9		[2]PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTDI_U,FUNC_GPIO12);		
10		- Contracting the Contract of	-	
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				1
22				
23				
24				
25				1
26				
27				
28				
29				
30				
31				
32 33				-
55	> >  + Rel			

	А	В	С	D	E	F	G	H	1	J	K			М	N	0	P	Q	R
1	PAD Name	Inst Name	Pull down	Function1	Тур⊋	Function2	Тур	Function3	Тур	Function4	Тур⊋	Function5	ту	/p[▼	At Reset	After Reset	Sle	8	
2	MTDI	MTDI_U	Pull up	MTDI	1	I2SI_DATA		HSPIQ MISO		GPIO12		U0DTR	0	167	oe=0, wpu	wpu	oe=0		
3	MTCK	MTCK_U	Pull up	MTCK	1	I2SI_BCK	I/O/T	HSPID MOSI		GPIO13		U0CTS	1	7	oe=0, wpu	wpu	oe=0		
4	MTMS	MTMS_U	Pull up	MTMS	J.	I2SI_WS	I/O/T	HSPICLK		GPIO14		U0DSR	I		oe=0, wpu	wpu	oe=0		
5	MTDO	MTDO_U	Pull up	MTDO	O/T	I2SO_BCK		HSPICS	_	GPIO15		U0RTS	0		oe=0, wpu	wpu	oe=0		
6	U0RXD	U0RXD_U	Pull up	U0RXD	1	I2SO_DATA	I/O/T		0	GPIO3		CLK_XTAL	0		oe=0, wpu	wpu	oe=0		
7	U0TXD	U0TXD_U	Pull up	U0TXD	0	SPICS1	I/O/T		0	GPIO1		CLK_RTC	0	3	oe=0, wpu	wpu	oe=0		
8	SDIO_CLK	SD_CLK_U	Pull up	SD_CLK	E	SPICLK	I/O/T		0	GPIO6		U1CTS	1		oe=0		ge=0		
9	SDIO DATA 0			SD_DATA0	I/O/T	SPIQ	I/O/T		0	GPIO7		U1TXD	0	199	oe=0	03	oe=0		
10	SDIO DATA 1			SD_DATA1	I/O/T	SPID	I/O/T		0	GPIO8		U1RXD	1		oe=0	18	oe=0		
11	SDIO DATA 2			SD_DATA2	I/O/T	SPIHD	I/O/T		0	GPIO9		HSPIHD		D/T	oe=0		oe=0		
12	SDIO DATA 3			SD_DATA3	I/O/T	SPIWP	I/O/T		0	GPIO10		HSPIWP		D/T	oe=0		oe=0		
13	SDIO CMD	SD_CMD_U	Pull up	SD_CMD	I/O/T	SPICS0	I/O/T		0	GPIO11		U1RTS	0		oe=0		oe=0		
14	GPIO0	GPIO0_U	Pull up	GPIO0	I/O/T	SPICS2	I/O/T		0			CLK_OUT	0		oe=0, wpu	wpu	oe=0		
15	GPIO2	GPIO2_U	Pull up	GPIO2	I/O/T	12SO_WS	I/O/T	U1TXD	0		I/O/T	U0TXD	0	3	oe=0, wpu	wpu	oe=0		
16	GPIO4	GPIO4_U	Pull up	GPIO4	I/O/T	CLK_XTAL	0								oe=0		oe=0		
17	GPIO5	GPIO5_U	Pull up	GPIO5	I/O/T	CLK RTC	0		- 12	82			197	35	oe=0	0	oe=0		
18		20.00	87 (%)			SE EL PRES ELLA								100	220	39	200000		
19	XPD_DCDC	XPD_DCDC	Pull down	XPD_DCDC	0	RTC_GPI00	I/O/T	EXT_WAKEUP	ı	DEEPSLEEP	0	ANT_SWITCH_BIT0	0		oe=1,wpd	oe=1,wpd	oe=1		
20																-			
21		,	8											33		15			
22			32						- 10	X.			- A	- 3		(2)	100		
23																			
24									7	X			Y .	(3)		(3)			
25			3										-	- 33		148			
26																300			
27														2.00		(2) (3)			
28											Į.					20			
29			8											- 3		(3)			
30				18						x				- 8		0			
31																			
32	1		3	V V						×			7	(3)		(3			
33	7		d .						- 8		:			(4)		55			
34											10			77		7			
35	ĺ.											ij.		- 6					
36											Č								
37														- 3					
38														- 100		(2)			
39						200													
( <	> >  +	Release Not	tes Note	s Digital Die Pin I	List	Reg Strapping	9		•	Me:		<del>.</del>				· ·			
earch	:	△ ∨ She	eet 3 of 6	149 of 149 records f	found	English (	(USA)	Standard selection	Aver	age: ; Sum: 0 🔻									

	Α	В	С	D	E	F	G	Н	1	J	K	L	М	N	C
	Num	Pin	Address	Bit[8]	Bit[7]	Bit[6]	Bit[5:4]	Bit[3]	Bit[2]	Bit[1]	Bit[0]	GPIO pin			
			1	Function Select[2]	Pullup	Rsvd	Function Select[1:0]	Sleep Pullup	Rsvd	Sleep Sel					
	1	MTDI	0x60000804		0					0 0		GPIO12			
	2	MTCK	0x60000808		0	1	0	0	0	0 0	)	GPIO13			
	3	MTMS	0x6000080C		0	1	0	0	0	0 0	) (	GPIO14			
	4	MTDO	0x60000810		0	1	)	0	0	0 0	) (	GPIO15			
	5	U0RXD	0x60000814		0	1	0	0	0	0 0	) (	GPIO3			
	6	U0TXD	0x60000818		0	1	0	0	0	0 0		GPIO1			
		SDIO CLK	0x6000081C		0	0	0	0	0	0 0		GPIO6			
):		SDIO_DATA_0			0	0	0	0	0	0 0		GPIO7			
		SDIO DATA 1			0			-	0	0 0		GPIO8			
		SDIO_DATA_2			0	1934		22	0	0 0		GPIO9			
		SDIO DATA 3			0	-74		C	0	0 0		GPIO10			
1		SDIO CMD	0x60000830		0	17 /			0	0 0		GPIO11			
5		GPIO0	0x60000834		0				0	0 0		GDIOO	after reset, the default is function5 to export the clock		
6	14	GPIO2	0x60000838		0	1	0	0	0	0 0	) (	GPIO2	after reset, the default is function5 to export UOTXD		
7	15	GPIO4	0x6000083C		1	0	0	0	0	0 0	) (	GPIO4			
3	16	GPIO5	0x60000840		1	0	0	0	0	0 0	) (	GPIO5			
9		10000000													
0															
1						Bit[6]	Bit[5]	Bit[4]	Bit[3]	Bit[2]	Bit[1:0]				
2						Function Select[2]	Sleep Pulldown	Rsvd	Pulldow		Function Select[1:0]				
3	17	XPD DCDC	0x600007A0				0			0 0	) (	RTC GPIO0			
4		~~~~													
5															
,															
7															
3															
)															
)								17							
2															
3															
4			İ												
5			1												
6															
7															
8				1						-					
			1	1						-	+				_

	А	В	C	D	E	F
					Í	Ť
	U0TXD	Strapping to chip_test_mode	1: normal mode; 0: chip_test_mode			
			0895C 9899			li:
	MTDO	Strapping to STRAPPING_GPIO2 for SW boot_sel [2]				1
	GPIO0	Strapping to STRAPPING_GPIO1 for SW boot_sel [1]				
	GPIO2	Strapping to STRAPPING_GPIO0 for SW boot_sel [0]				
	SDIO DATA 3	Strapping to STRAPPING_GPIO[15] for SW sdio_boot_sel [2]				
	SDIO DATA 2	Strapping to STRAPPING_GPIO[14] for SW sdio_boot_sel [1]	7			19
		Strapping to STRAPPING_GPIO[13] for SW sdio_boot_sel [0]				
	2002	0				1
	Boot sel	SD şel != 3'b010	SD sel == 3'b010			
		SDIO HighSpeed V2 IO	Uart1 Booting			
		SDIO LowSpeed V1 IO	Uart1 Booting			
	5	SDIO HighSpeed V1 IO	Uart1 Booting			
		SDIO LowSpeed V2 IO	Uart1 Booting			100
	3	FLASH BOOT	out 2 Booting			
		Jump Boot				
		UART Boot				
		Remapping		1		1
		romapping				
	GPIO0	after reset, the default is function5 to export the clock				
	GPIO2	U0TXD signal can be output through GPIO2 pad besides U0TXD pad	L2			1
	OF102	OUTAD Signal can be output through OF 102 pad besides OUTAD pad				10
	15					
	-			_		1
8			Page   Page		-	
	2					100
						6
	10					E:
						0
						10.
	12					1
						1.
	100					-
						-
	35				29	