

Intel x86 Assembler Instruction Set Opcode Table

ADD Eb Gb <i>00</i>	ADD Ev Gv <i>01</i>	ADD Gb Eb <i>02</i>	ADD Gv Ev <i>03</i>	ADD AL Ib <i>04</i>	ADD eAX Iv <i>05</i>	PUSH ES <i>06</i>	POP ES <i>07</i>	OR Eb Gb <i>08</i>	OR Ev Gv <i>09</i>	OR Gb Eb <i>0A</i>	OR Gv Ev <i>0B</i>	OR AL Ib <i>0C</i>	OR eAX Iv <i>0D</i>	PUSH CS <i>0E</i>	TWOBYTE <i>0F</i>
ADC Eb Gb <i>10</i>	ADC Ev Gv <i>11</i>	ADC Gb Eb <i>12</i>	ADC Gv Ev <i>13</i>	ADC AL Ib <i>14</i>	ADC eAX Iv <i>15</i>	PUSH SS <i>16</i>	POP SS <i>17</i>	SBB Eb Gb <i>18</i>	SBB Ev Gv <i>19</i>	SBB Gb Eb <i>1A</i>	SBB Gv Ev <i>1B</i>	SBB AL Ib <i>1C</i>	SBB eAX Iv <i>1D</i>	PUSH DS <i>1E</i>	POP DS <i>1F</i>
AND Eb Gb <i>20</i>	AND Ev Gv <i>21</i>	AND Gb Eb <i>22</i>	AND Gv Ev <i>23</i>	AND AL Ib <i>24</i>	AND eAX Iv <i>25</i>	ES: <i>26</i>	DAA <i>27</i>	SUB Eb Gb <i>28</i>	SUB Ev Gv <i>29</i>	SUB Gb Eb <i>2A</i>	SUB Gv Ev <i>2B</i>	SUB AL Ib <i>2C</i>	SUB eAX Iv <i>2D</i>	CS: <i>2E</i>	DAS <i>2F</i>
XOR Eb Gb <i>30</i>	XOR Ev Gv <i>31</i>	XOR Gb Eb <i>32</i>	XOR Gv Ev <i>33</i>	XOR AL Ib <i>34</i>	XOR eAX Iv <i>35</i>	SS: <i>36</i>	AAA <i>37</i>	CMP Eb Gb <i>38</i>	CMP Ev Gv <i>39</i>	CMP Gb Eb <i>3A</i>	CMP Gv Ev <i>3B</i>	CMP AL Ib <i>3C</i>	CMP eAX Iv <i>3D</i>	DS: <i>3E</i>	AAS <i>3F</i>
INC eAX <i>40</i>	INC eCX <i>41</i>	INC eDX <i>42</i>	INC eBX <i>43</i>	INC eSP <i>44</i>	INC eBP <i>45</i>	INC eSI <i>46</i>	INC eDI <i>47</i>	DEC eAX <i>48</i>	DEC eCX <i>49</i>	DEC eDX <i>4A</i>	DEC eBX <i>4B</i>	DEC eSP <i>4C</i>	DEC eBP <i>4D</i>	DEC eSI <i>4E</i>	DEC eDI <i>4F</i>
PUSH eAX <i>50</i>	PUSH eCX <i>51</i>	PUSH eDX <i>52</i>	PUSH eBX <i>53</i>	PUSH eSP <i>54</i>	PUSH eBP <i>55</i>	PUSH eSI <i>56</i>	PUSH eDI <i>57</i>	POP eAX <i>58</i>	POP eCX <i>59</i>	POP eDX <i>5A</i>	POP eBX <i>5B</i>	POP eSP <i>5C</i>	POP eBP <i>5D</i>	POP eSI <i>5E</i>	POP eDI <i>5F</i>
PUSHA <i>60</i>	POPA <i>61</i>	BOUND Gv Ma <i>62</i>	ARPL Ew Gw <i>63</i>	FS: <i>64</i>	GS: <i>65</i>	OPSIZE: <i>66</i>	ADSIZE: <i>67</i>	PUSH Iv <i>68</i>	IMUL Gv Ev Iv <i>69</i>	PUSH Ib <i>6A</i>	IMUL Gv Ev Ib <i>6B</i>	INSB Yb DX <i>6C</i>	INSW Yz DX <i>6D</i>	OUTSB DX Xb <i>6E</i>	OUTSW DX Xv <i>6F</i>
JO Jb <i>70</i>	JNO Jb <i>71</i>	JB Jb <i>72</i>	JNB Jb <i>73</i>	JZ Jb <i>74</i>	JNZ Jb <i>75</i>	JBE Jb <i>76</i>	JA Jb <i>77</i>	JS Jb <i>78</i>	JNS Jb <i>79</i>	JP Jb <i>7A</i>	JNP Jb <i>7B</i>	JL Jb <i>7C</i>	JNL Jb <i>7D</i>	JLE Jb <i>7E</i>	JNLE Jb <i>7F</i>
ADD Eb Ib <i>80</i>	ADD Ev Iv <i>81</i>	SUB Eb Ib <i>82</i>	SUB Ev Ib <i>83</i>	TEST Eb Gb <i>84</i>	TEST Ev Gv <i>85</i>	XCHG Eb Gb <i>86</i>	XCHG Ev Gv <i>87</i>	MOV Eb Gb <i>88</i>	MOV Ev Gv <i>89</i>	MOV Gb Eb <i>8A</i>	MOV Gv Ev <i>8B</i>	MOV Ew Sw <i>8C</i>	LEA Gv M <i>8D</i>	MOV Sw Ew <i>8E</i>	POP Ev <i>8F</i>
NOP <i>90</i>	XCHG eAX eCX <i>91</i>	XCHG eAX eDX <i>92</i>	XCHG eAX eBX <i>93</i>	XCHG eAX eSP <i>94</i>	XCHG eAX eBP <i>95</i>	XCHG eAX eSI <i>96</i>	XCHG eAX eDI <i>97</i>	CBW <i>98</i>	CWD <i>99</i>	CALL Ap <i>9A</i>	WAIT <i>9B</i>	PUSHF Fv <i>9C</i>	POPF Fv <i>9D</i>	SAHF <i>9E</i>	LAHF <i>9F</i>
MOV AL Ob <i>A0</i>	MOV eAX Ov <i>A1</i>	MOV Ob AL <i>A2</i>	MOV Ov eAX <i>A3</i>	MOVSB Xb Yb <i>A4</i>	MOVSW Xv Yv <i>A5</i>	CMPSB Xb Yb <i>A6</i>	CMPSW Xv Yv <i>A7</i>	TEST AL Ib <i>A8</i>	TEST eAX Iv <i>A9</i>	STOSB Yb AL <i>AA</i>	STOSW Yv eAX <i>AB</i>	LODSB AL Xb <i>AC</i>	LODSW eAX Xv <i>AD</i>	SCASB AL Yb <i>AE</i>	SCASW eAX Yv <i>AF</i>
MOV AL Ib <i>B0</i>	MOV CL Ib <i>B1</i>	MOV DL Ib <i>B2</i>	MOV BL Ib <i>B3</i>	MOV AH Ib <i>B4</i>	MOV CH Ib <i>B5</i>	MOV DH Ib <i>B6</i>	MOV BH Ib <i>B7</i>	MOV eAX Iv <i>B8</i>	MOV eCX Iv <i>B9</i>	MOV eDX Iv <i>BA</i>	MOV eBX Iv <i>BB</i>	MOV eSP Iv <i>BC</i>	MOV eBP Iv <i>BD</i>	MOV eSI Iv <i>BE</i>	MOV eDI Iv <i>BF</i>
#2 Eb Ib <i>C0</i>	#2 Ev Ib <i>C1</i>	RETN Iw <i>C2</i>	RETN <i>C3</i>	LES Gv Mp <i>C4</i>	LDS Gv Mp <i>C5</i>	MOV Eb Ib <i>C6</i>	MOV Ev Iv <i>C7</i>	ENTER Iw Ib <i>C8</i>	LEAVE <i>C9</i>	RETF Iw <i>CA</i>	RETF <i>CB</i>	INT3 <i>CC</i>	INT Ib <i>CD</i>	INTO <i>CE</i>	IRET <i>CF</i>
#2 Eb 1 <i>D0</i>	#2 Ev 1 <i>D1</i>	#2 Eb CL <i>D2</i>	#2 Ev CL <i>D3</i>	AAM Ib <i>D4</i>	AAD Ib <i>D5</i>	SALC <i>D6</i>	XLAT <i>D7</i>	ESC 0 <i>D8</i>	ESC 1 <i>D9</i>	ESC 2 <i>DA</i>	ESC 3 <i>DB</i>	ESC 4 <i>DC</i>	ESC 5 <i>DD</i>	ESC 6 <i>DE</i>	ESC 7 <i>DF</i>
LOOPNZ Jb <i>E0</i>	LOOPZ Jb <i>E1</i>	LOOP Jb <i>E2</i>	JCXZ Jb <i>E3</i>	IN AL Ib <i>E4</i>	IN eAX Ib <i>E5</i>	OUT Ib AL <i>E6</i>	OUT Ib eAX <i>E7</i>	CALL Jz <i>E8</i>	JMP Jz <i>E9</i>	JMP Ap <i>EA</i>	JMP Jb <i>EB</i>	IN AL DX <i>EC</i>	IN eAX DX <i>ED</i>	OUT DX AL <i>EE</i>	OUT DX eAX <i>EF</i>
LOCK: <i>F0</i>	INT1 <i>F1</i>	REPNE: <i>F2</i>	REP: <i>F3</i>	HLT <i>F4</i>	CMC <i>F5</i>	#3 Eb <i>F6</i>	#3 Ev <i>F7</i>	CLC <i>F8</i>	STC <i>F9</i>	CLI <i>FA</i>	STI <i>FB</i>	CLD <i>FC</i>	STD <i>FD</i>	#4 INC/DEC <i>FE</i>	#5 INC/DEC <i>FF</i>

Legend
HAS MOD R/M
LENGTH = 1
OTHER
UNDECODED

80386 Instruction Format

Prefix

INSTRUCTION PREFIX	ADDRESS SIZE PREFIX	OPERAND SIZE PREFIX	SEGMENT OVERRIDE
0 OR 1	0 OR 1	0 OR 1	0 OR 1
NUMBER OF BYTES			

Required

OPCODE	MOD R/M	SIB	DISPLACEMENT	IMMEDIATE
1 OR 2	0 OR 1	0 OR 1	0,1,2 OR 4	0,1,2 OR 4
NUMBER OF BYTES				

MOD R/M BYTE

7	6	5	4	3	2	1	0
MOD		REG/OPCODE			R/M		

SIB BYTE

7	6	5	4	3	2	1	0
SCALE		INDEX			BASE		

MOD R/M 16

	0	1	2	3	4	5	6	7
0	[BX+SI] +1	[BX+DI] +1	[BP+SI] +1	[BP+DI] +1	[SI] +1	[DI] +1	[Iw] +3	[BX] +1
1	[BX+SI+Ib] +2	[BX+DI+Ib] +2	[BP+SI+Ib] +2	[BP+DI+Ib] +2	[SI+Ib] +2	[DI+Ib] +2	[BP+Ib] +2	[BX+Ib] +2
2	[BX+SI+Iw] +3	[BX+DI+Iw] +3	[BP+SI+Iw] +3	[BP+DI+Iw] +3	[SI+Iw] +3	[DI+Iw] +3	[BP+Iw] +3	[BX+Iw] +3
3	AX +1	CX +1	DX +1	BX +1	SP +1	BP +1	SI +1	DI +1

MOD R/M 32

	0	1	2	3	4	5	6	7
0	[eAX] +1	[eCX] +1	[eDX] +1	[eBX] +1	[SIB] +2	[Iv] +5	[eSI] +1	[eDI] +1
1	[eAX+Ib] +2	[eCX+Ib] +2	[eDX+Ib] +2	[eBX+Ib] +2	[SIB+Ib] +2	[eBP+Ib] +2	[eSI+Ib] +2	[eDI+Ib] +2
2	[eAX+Iv] +5	[eCX+Iv] +5	[eDX+Iv] +5	[eBX+Iv] +5	[SIB+Iv] +5	[eBP+Iv] +5	[eSI+Iv] +5	[eDI+Iv] +5
3	eAX +1	eCX +1	eDX +1	eBX +1	eSP +1	eBP +1	eSI +1	eDI +1

REGISTERS

	0	1	2	3	4	5	6	7
Reg 8	AL	CL	DL	BL	AH	CH	DH	BH
Reg 16	AX	CX	DX	BX	SP	BP	SI	DI
Reg 32	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
Segments	DS	ES	FS	GS	SS	CS	IP	

Addressing Method Codes

- A Direct address. The instruction has no ModR/M byte; the address of the operand is encoded in the instruction; and no base register, index register, or scaling factor can be applied (for example, far JMP (EA)).
- C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
- D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).

- E
- A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.
- F
- EFLAGS Register.
- G
- The reg field of the ModR/M byte selects a general register (for example, AX (000)).
- I
- Immediate data. The operand value is encoded in subsequent bytes of the instruction.
- J
- The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
- M
- The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).
- O
- The instruction has no ModR/M byte; the offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).
- P
- The reg field of the ModR/M byte selects a packed quadword MMX™ technology register.
- Q
- A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX™ technology register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register,an index register, a scaling factor, and a displacement.
- R
- The mod field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F24, 0F26)).
- S
- The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).
- T
- The reg field of the ModR/M byte selects a test register (for example, MOV (0F24,0F26)).
- V
- The reg field of the ModR/M byte selects a packed SIMD floating-point register.
- W
- An ModR/M byte follows the opcode and specifies the operand. The operand is either a SIMD floating-point register or a memory address. If it is a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement
- X
- Memory addressed by the DS:SI register pair (for example, MOVS, CMPS, OUTS, or LODS).
- Y
- Memory addressed by the ES:DI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).

Operand Type Codes

- a
- Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
- b
- Byte, regardless of operand-size attribute.
- c
- Byte or word, depending on operand-size attribute.
- d
- Doubleword, regardless of operand-size attribute
- dq
- Double-quadword, regardless of operand-size attribute.
- p
- 32-bit or 48-bit pointer, depending on operand-size attribute.
- pi
- Quadword MMX™ technology register (e.g. mm0)
- ps
- 128-bit packed FP single-precision data.
- q
- Quadword, regardless of operand-size attribute.
- s
- 6-byte pseudo-descriptor.

SS Scalar element of a 128-bit packed FP single-precision data.

SI Doubleword integer register (e.g., eax)

V Word or doubleword, depending on operand-size attribute.

W Word, regardless of operand-size attribute.



Copyright sparksandflames.com 2016 - All Rights Reserved