Intel x86 Assembler Instruction Set Opcode Table

ADD	ADD Ev Gv	ADD Gb Eb	ADD Gv Ev	ADD	ADD eAX lv	PUSH ES	POP	OR Eb Gb	OR Fv Cv	OR Gb Eb	OR Gv Ev	OR	OR	PUSH	TWOBYTE
Eb Gb	01	02	03	AL lb <i>04</i>	05	06	ES 07	08 da	Ev Gv <i>0</i> 9	OA	OB	AL Ib 0C	eAX lv 0D	CS 0E	0F
ADC	ADC	ADC	ADC	ADC	ADC	PUSH	POP	SBB	SBB	SBB	SBB	SBB	SBB	PUSH	POP
Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL Ib	eAX Iv	SS	SS	Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL lb	eAX Iv	DS	DS
10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
AND	AND	AND	AND	AND	AND	ES:	DAA	SUB	SUB	SUB	SUB	SUB	SUB	CS:	DAS
Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL Ib	eAX Iv	=5:		Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL lb	eAX lv		
20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F
XOR	XOR	XOR	XOR	XOR	XOR	SS:	AAA	СМР	СМР	СМР	СМР	СМР	СМР	DS:	AAS
Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL lb	eAX Iv			Eb Gb	Ev Gv	Gb Eb	Gv Ev	AL lb	eAX Iv		
30	31	32	33	34	35	36	37	38	39	3A	3B	3C	3D	3E	3F
INC	INC	INC	INC	INC	INC	INC	INC	DEC	DEC	DEC	DEC	DEC	DEC	DEC	DEC
eAX 40	eCX 41	eDX <i>4</i> 2	eBX	eSP <i>44</i>	eBP <i>45</i>	eSI <i>4</i> 6	eDI <i>47</i>	eAX 48	eCX 49	eDX <i>4A</i>	eBX 4B	eSP 4C	eBP <i>4D</i>	eSI <i>4E</i>	eDI <i>4F</i>
			43												
PUSH eAX	PUSH eCX	PUSH eDX	PUSH eBX	PUSH eSP	PUSH eBP	PUSH eSI	PUSH eDI	POP eAX	POP eCX	POP eDX	POP eBX	POP eSP	POP eBP	POP eSI	POP eDI
50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F
PUSHA	POPA	BOUND	ARPL	FS:	GS:	OPSIZE:	ADSIZE:	PUSH	IMUL	PUSH	IMUL	INSB	INSW	OUTSB	OUTSW
1 00114	1017	Gv Ma	Ew Gw	10.	00.	OI OIZE.	ADOIZE.	l lv	Gv Ev Iv	II I	Gv Ev Ib	II I	Yz DX	DX Xb	DX Xv
60	61	62	63	64	65	66	67	68	69	6A	6B	6C	6D	6E	6F
JO	JNO	JB	JNB	JZ	JNZ	JBE	JA	JS	JNS	JP	JNP	JL	JNL	JLE	JNLE
Jb 📗	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb	Jb
70	71	72	73	74	75	76	77	78	79	7A	7B	7C	7D	7E	7F
ADD	ADD	SUB	SUB	TEST	TEST	XCHG	XCHG	MOV	MOV	MOV	MOV	MOV	LEA	MOV	POP
Eb Ib	Ev Iv	Eb lb	Ev Ib	Eb Gb	Ev Gv	Eb Gb	Ev Gv	Eb Gb	Ev Gv	Gb Eb	Gv Ev	Ew Sw	Gv M	Sw Ew	Ev
80	81	82	83	84	85	86	87	88	89	8A	8B	8C	8D	8E	8F
NOP	XCHG	XCHG	XCHG	XCHG	XCHG	XCHG	XCHG	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LAHF
90	eax eCX 91	eax ebx	eAX eBX 93	94	eax ebp	eAX eSI 96	eAX eDI 97	98	99	Ар 9 <i>А</i>	9B	Fv 9C	Fv 9D	9E	9 <i>F</i>
MOV AL Ob	MOV eAX Ov	MOV Ob AL	MOV Ov eAX	MOVSB Xb Yb	MOVSW Xv Yv	CMPSB Xb Yb	CMPSW Xv Yv	AL lb	TEST eAX lv	Yb AL	STOSW Yv eAX	AL Xb	eAX Xv	SCASB AL Yb	eAX Yv
A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	AA	AB	AC	AD	AE	AF
MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV
AL Ib	CL lb	DL lb	BL lb	AH Ib	CH lb	DH lb	BH lb	eAX Iv	eCX lv	eDX lv	eBX lv	eSP Iv	eBP Iv	eSI Iv	eDI Iv
B0	B1	B2	B3	B4	B5	B6	B7	B8	B9	BA	BB	BC	BD	BE	BF
#2	#2	RETN	RETN	LES	LDS	MOV	MOV	ENTER	LEAVE	RETF	RETF	INT3	INT	INTO	IRET
Eb lb	Ev Ib	lw		Gv Mp	Gv Mp	Eb lb	Ev Iv	lw lb		lw			lb		
C0	C1	C2	C3	C4	C5	C6	<u>C7</u>	C8	C9	CA	CB	CC	CD	CE	CF
#2	#2	#2	#2	AAM	AAD	SALC	XLAT	ESC	ESC	ESC	ESC	ESC	ESC	ESC	ESC
Eb 1	Ev 1	Eb CL	Ev CL	lb D4	lb D5	De	07	0	1 1	2	3	4	5	6	7
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	DA	DB	DC	DD	DE	DF
1 11	LOOPZ	LOOP	JCXZ Jb	IN AL lb	IN eAX lb	OUT lb AL	OUT lb eAX	CALL Jz	JMP Jz	JMP	JMP Jb	IN AL DX	IN eAX DX	OUT DX AL	OUT DX eAX
Jb <i>E0</i>	Jb <i>E1</i>	Jb <i>E</i> 2	E3	E4	E5	E6	E7	J2 E8	J2 E 9	Ap <i>EA</i>	EB	EC	ED ED	EE	EF
LOCK:	INT1	REPNE:	REP:	HLT	CMC	#3	#3	CLC	STC	CLI	STI	CLD	STD	#4	#5
LOCK.	11411	INEFINE.	IXEP.	''-'	CIVIC	Eb	Ev	CLC			311		ן טוט	INC/DEC	INC/DEC
F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	FA	FB	FC	FD	FE	FF

Legend	
HAS MOD R/N	1
LENGTH = 1	
OTHER	
UNDECODED	٦

80386 Instruction Format

Prefix

INSTRUCTION PREFIX	ADDRESS SIZE PREFIX	OPERAND SIZE PREFIX	SEGMENT OVERRIDE				
0 OR 1	0 OR 1	0 OR 1	0 OR 1				
NUMBER OF BYTES							

Required

OPCODE	MOD R/M	SIB	DISPLACEMENT	IMMEDIATE				
1 OR 2	0 OR 1	0 OR 1	0,1,2 OR 4	0,1,2 OR 4				
NUMBER OF BYTES								

MOD R/M BYTE

7 6	5 4	3	2	1	0
MOD REG/OPCO				R/M	

SIB BYTE

7	6	5	4	3	2	1	0
SCA	4LE		INDEX			BASE	

MOD R/M 16

	0	1	2	3	4	5	6	7
0	[BX+SI]	[BX+DI]	[BP+SI]	[BP+DI]	[SI]	[DI]	[lw]	[BX]
	+1	+1	+1	+1	+1	+1	+3	+1
•	[BX+SI+Ib] +2	+2	+2	+2	+2	+2	+2	+2
2	[BX+SI+Iw]	[BX+DI+Iw]	[BP+SI+Iw]	[BP+DI+Iw]	[SI+Iw]	[DI+lw]	[BP+lw]	[BX+lw]
	+3	+3	+3	+3	+3	+3	+3	+3
3	AX	CX	DX	BX	SP	BP	SI	DI
	+1	+1	+1	+1	+1	+1	+1	+1

MOD R/M 32

	0	1	2	3	4	5	6	7
0	[eAX]	[eCX]	[eDX]	[eBX]	[SIB]	[lv]	[eSI]	[eDI]
	+1	+1	+1	+1	+2	+5	+1	+1
•	+2	+2	[eDX+lb] +2	+2	+2	+2	+2	+2
2	[eAX+Iv]	[eCX+Iv]	[eDX+lv]	[eBX+lv]	[SIB+Iv]	[eBP+lv]	[eSI+lv]	[eDI+lv]
	+5	+5	+5	+5	+5	+5	+5	+5
3	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
	+1	+1	+1	+1	+1	+1	+1	+1

REGISTERS

	0	1	2	3	4	5	6	7
Reg 8	AL	CL	DL	BL	АН	СН	DH	ВН
Reg 16	AX	CX	DX	BX	SP	BP	SI	DI
Reg 32	eAX	eCX	eDX	eBX	eSP	eBP	eSI	eDI
Segments	DS	ES	FS	GS	SS	CS	ΙP	

Addressing Method Codes

- A Direct address. The instruction has no ModR/M byte; the address of the operand is encoded in the instruction; and no base register, index register, or scaling factor can be applied (for example, far JMP (EA)).
- C The reg field of the ModR/M byte selects a control register (for example, MOV (0F20, 0F22)).
- D The reg field of the ModR/M byte selects a debug register (for example, MOV (0F21,0F23)).

1/25/2016 Intel x86 Assembler Instruction Set Opcode Table
A ModR/M byte follows the opcode and specifies the operand. The operand is either a general-purpose register or a memory address. If it is a memory address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, a displacement.
F EFLAGS Register.
G The reg field of the ModR/M byte selects a general register (for example, AX (000)).
Immediate data. The operand value is encoded in subsequent bytes of the instruction.
J The instruction contains a relative offset to be added to the instruction pointer register (for example, JMP (0E9), LOOP).
M The ModR/M byte may refer only to memory (for example, BOUND, LES, LDS, LSS, LFS, LGS, CMPXCHG8B).
O The instruction has no ModR/M byte; the offset of the operand is coded as a word or double word (depending on address size attribute) in the instruction. No base register, index register, or scaling factor can be applied (for example, MOV (A0–A3)).
P The reg field of the ModR/M byte selects a packed quadword MMX™ technology register.
Q A ModR/M byte follows the opcode and specifies the operand. The operand is either an MMX™ technology register or a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement.
R The mod field of the ModR/M byte may refer only to a general register (for example, MOV (0F20-0F24, 0F26)).
S The reg field of the ModR/M byte selects a segment register (for example, MOV (8C,8E)).
The reg field of the ModR/M byte selects a test register (for example, MOV (0F24,0F26)).
V The reg field of the ModR/M byte selects a packed SIMD floating-point register.
W An ModR/M byte follows the opcode and specifies the operand. The operand is either a SIMD floating-point register or a memory address, the address is computed from a segment register and any of the following values: a base register, an index register, a scaling factor, and a displacement
X Memory addressed by the DS:SI register pair (for example, MOVS, CMPS, OUTS, or LODS).
Y Memory addressed by the ES:DI register pair (for example, MOVS, CMPS, INS, STOS, or SCAS).
Operand Type Codes
a Two one-word operands in memory or two double-word operands in memory, depending on operand-size attribute (used only by the BOUND instruction).
b Byte, regardless of operand-size attribute.
C Byte or word, depending on operand-size attribute.
d Doubleword, regardless of operand-size attribute
dq Double-quadword, regardless of operand-size attribute.
p 32-bit or 48-bit pointer, depending on operand-size attribute.

S 6-byte pseudo-descriptor.

pi Quadword MMX™ technology register (e.g. mm0)

q Quadword, regardless of operand-size attribute.

ps 128-bit packed FP single-precision data.

http://sparksandflames.com/files/x86InstructionChart.html

11/25/2016 Intel x86 Assembler Instruction Set Opcode Table

- SS Scalar element of a 128-bit packed FP single-precision data.
- Si Doubleword integer register (e.g., eax)
- V Word or doubleword, depending on operand-size attribute.
- **W** Word, regardless of operand-size attribute.



Copyright sparksandflames.com 2016 - All Rights Reserved

http://sparksandflames.com/files/x86InstructionChart.html