



Exceptions

Exceptions, as described in this article, are a type of interrupt generated by the CPU when an 'error' occurs. Some exceptions are not really errors in most cases, such as page faults.

Exceptions are classified as:

- **Faults:** These can be corrected and the program may continue as if nothing happened.
- **Traps:** Traps are reported immediately after the execution of the trapping instruction.
- **Aborts:** Some severe unrecoverable error.

Some exceptions will push a 32-bit "error code" on to the top of the stack, which provides additional information about the error. This value must be pulled from the stack before returning control back to the currently running program (i.e. before calling IRET). In Long Mode, the error code is padded with zeros to form a 64-bit push, so that it can be popped like any other value.

Contents

Exceptions

Faults

Division Error

Bound Range Exceeded

Invalid Opcode

Device Not Available

Invalid TSS

Segment Not Present

Stack-Segment Fault

General Protection Fault

Page Fault

Error code

x87 Floating-Point Exception

Alignment Check

SIMD Floating-Point Exception

Traps

Debug

Breakpoint

Overflow

Aborts

Double Fault

Machine Check

Triple Fault

Selector Error Code

Legacy

FPU Error Interrupt

Coprocessor Segment Overrun

See Also

External Links

Name	Vector nr.	Type	Mnemonic	Error code?
<u>Division Error</u>	0 (0x0)	Fault	#DE	No
<u>Debug</u>	1 (0x1)	Fault/Trap	#DB	No
<u>Non-maskable Interrupt</u>	2 (0x2)	Interrupt	-	No
<u>Breakpoint</u>	3 (0x3)	Trap	#BP	No
<u>Overflow</u>	4 (0x4)	Trap	#OF	No
<u>Bound Range Exceeded</u>	5 (0x5)	Fault	#BR	No
<u>Invalid Opcode</u>	6 (0x6)	Fault	#UD	No
<u>Device Not Available</u>	7 (0x7)	Fault	#NM	No
<u>Double Fault</u>	8 (0x8)	Abort	#DF	Yes (Zero)
<u>Coprocessor Segment Overrun</u>	9 (0x9)	Fault	-	No
<u>Invalid TSS</u>	10 (0xA)	Fault	#TS	Yes
<u>Segment Not Present</u>	11 (0xB)	Fault	#NP	Yes
<u>Stack-Segment Fault</u>	12 (0xC)	Fault	#SS	Yes
<u>General Protection Fault</u>	13 (0xD)	Fault	#GP	Yes
<u>Page Fault</u>	14 (0xE)	Fault	#PF	Yes
<u>Reserved</u>	15 (0xF)	-	-	No
<u>x87 Floating-Point Exception</u>	16 (0x10)	Fault	#MF	No
<u>Alignment Check</u>	17 (0x11)	Fault	#AC	Yes
<u>Machine Check</u>	18 (0x12)	Abort	#MC	No
<u>SIMD Floating-Point Exception</u>	19 (0x13)	Fault	#XM/#XF	No
<u>Virtualization Exception</u>	20 (0x14)	Fault	#VE	No
<u>Control Protection Exception</u>	21 (0x15)	Fault	#CP	Yes
<u>Reserved</u>	22-27 (0x16-0x1B)	-	-	No
<u>Hypervisor Injection Exception</u>	28 (0x1C)	Fault	#HV	No
<u>VMM Communication Exception</u>	29 (0x1D)	Fault	#VC	Yes
<u>Security Exception</u>	30 (0x1E)	Fault	#SX	Yes
<u>Reserved</u>	31 (0x1F)	-	-	No
<u>Triple Fault</u>	-	-	-	No
<u>FPU Error Interrupt</u>	IRQ 13	Interrupt	#FERR	No

Exceptions

Faults

Division Error

The **Division Error** occurs when dividing any number by 0 using the DIV or IDIV instruction, or when the division result is too large to be represented in the destination. Since a faulting DIV or IDIV instruction is very easy to insert anywhere in the code, many OS developers use this

exception to test whether their exception handling code works.

The saved instruction pointer points to the DIV or IDIV instruction which caused the exception.

Bound Range Exceeded

This exception can occur when the BOUND instruction is executed. The BOUND instruction compares an array index with the lower and upper bounds of an array. When the index is out of bounds, the Bound Range Exceeded exception occurs.

The saved instruction pointer points to the BOUND instruction which caused the exception.

Invalid Opcode

The Invalid Opcode exception occurs when the processor tries to execute an invalid or undefined opcode, or an instruction with invalid prefixes. It also occurs in other cases, such as:

- The instruction length exceeds 15 bytes, but this only occurs with redundant prefixes.
- The instruction tries to access a non-existent control register (for example, `mov cr6, eax`).
- The UD instruction is executed.

The saved instruction pointer points to the instruction which caused the exception.

Device Not Available

The Device Not Available exception occurs when an FPU instruction is attempted but there is no FPU. This is not likely, as modern processors have built-in FPUs. However, there are flags in the CRO register that disable the FPU/MMX/SSE instructions, causing this exception when they are attempted. This feature is useful because the operating system can detect when a user program uses the FPU or XMM registers and then save/restore them appropriately when multitasking.

The saved instruction pointer points to the instruction that caused the exception.

Invalid TSS

An Invalid TSS exception occurs when an invalid segment selector is referenced as part of a task switch, or as a result of a control transfer through a gate descriptor, which results in an invalid stack-segment reference using an SS selector in the TSS.

When the exception occurred before loading the segment selectors from the TSS, the saved instruction pointer points to the instruction which caused the exception. Otherwise, and this is more common, it points to the first instruction in the new task.

Error code: The Invalid TSS exception sets an error code, which is a selector index.

Segment Not Present

The Segment Not Present exception occurs when trying to load a segment or gate which has its `Present` bit set to 0. However when loading a stack-segment selector which references a descriptor which is not present, a Stack-Segment Fault occurs.

If the exception happens during a hardware task switch, the segment values should not be relied upon by the handler. That is, the handler should check them before trying to resume the new task. There are three ways to do this, according to the Intel documentation.

The saved instruction pointer points to the instruction which caused the exception.

Error code: The Segment Not Present exception sets an error code, which is the segment selector index of the segment descriptor which caused the exception.

Stack-Segment Fault

The Stack-Segment Fault occurs when:

- Loading a stack-segment referencing a segment descriptor which is not present.
- Any PUSH or POP instruction or any instruction using ESP or EBP as a base register is executed, while the stack address is not in canonical form.
- When the stack-limit check fails.

If the exception happens during a hardware task switch, the segment values should not be relied upon by the handler. That is, the handler should check them before trying to resume the new task. There are three ways to do this, according to the Intel documentation.

The saved instruction pointer points to the instruction which caused the exception, unless the fault occurred because of loading a non-present stack segment during a hardware task switch, in which case it points to the next instruction of the new task.

Error code: The Stack-Segment Fault sets an error code, which is the stack segment selector index when a non-present segment descriptor was referenced or a limit check failed during a hardware task switch. Otherwise (for present segments and already in use), the error code is 0.

General Protection Fault

A General Protection Fault may occur for various reasons. The most common are:

- Segment error (privilege, type, limit, read/write rights).
- Executing a privileged instruction while CPL != 0.
- Writing a 1 in a reserved register field or writing invalid value combinations (e.g. CR0 with PE=0 and PG=1).
- Referencing or accessing a null-descriptor.
- Accessing a memory address with bits 48-63 not matching bit 47 (e.g. 0x_0000_8000_0000_0000 instead of 0x_ffff_8000_0000_0000) in 64 bit mode.
- Executing an instruction that requires memory operands to be aligned (e.g. movaps) without the proper alignment.

The saved instruction pointer points to the instruction which caused the exception.

Error code: The General Protection Fault sets an error code, which is the segment selector index when the exception is segment related. Otherwise, 0.

Page Fault

A Page Fault occurs when:


- A page directory or table entry is not present in physical memory.

- Attempting to load the instruction TLB with a translation for a non-executable page.
- A protection check (privileges, read/write) failed.
- A reserved bit in the page directory or table entries is set to 1.

The saved instruction pointer points to the instruction which caused the exception.

Error code

The Page Fault sets an error code:



	Length	Name	Description
P	1 bit	Present	When set, the page fault was caused by a page-protection violation. When not set, it was caused by a non-present page.
W	1 bit	Write	When set, the page fault was caused by a write access. When not set, it was caused by a read access.
U	1 bit	User	When set, the page fault was caused while CPL = 3. This does not necessarily mean that the page fault was a privilege violation.
R	1 bit	Reserved write	When set, one or more page directory entries contain reserved bits which are set to 1. This only applies when the PSE or PAE flags in CR4 are set to 1.
I	1 bit	Instruction Fetch	When set, the page fault was caused by an instruction fetch. This only applies when the No-Execute bit is supported and enabled.
PK	1 bit	Protection key	When set, the page fault was caused by a protection-key violation. The PKRU register (for user-mode accesses) or PKRS MSR (for supervisor-mode accesses) specifies the protection key rights.
SS	1 bit	Shadow stack	When set, the page fault was caused by a shadow stack access.
SGX	1 bit	Software Guard Extensions	When set, the fault was due to an SGX violation (https://en.wikipedia.org/wiki/Software_Guard_Extensions). The fault is unrelated to ordinary paging.

In addition, it sets the value of the CR2 register to the virtual address which caused the Page Fault.

x87 Floating-Point Exception

The x87 Floating-Point Exception occurs when the FWAIT or WAIT instruction, or any waiting floating-point instruction is executed, and the following conditions are true:

- CR0.NE is 1;
- an unmasked x87 floating point exception is pending (i.e. the exception bit in the x87 floating point status-word register is set to 1).

The saved instruction pointer points to the instruction which is about to be executed when the exception occurred. The x87 instruction pointer register contains the address of the last instruction which caused the exception.

Error Code: The exception does not push an error code. However, exception information is available in the x87 status word register.

Alignment Check

An Alignment Check exception occurs when alignment checking is enabled and an unaligned memory data reference is performed. Alignment checking is only performed in CPL 3.

Alignment checking is disabled by default. To enable it, set the CRO.AM and RFLAGS.AC bits both to 1.

The saved instruction pointer points to the instruction which caused the exception.

SIMD Floating-Point Exception

The SIMD Floating-Point Exception occurs when an unmasked 128-bit media floating-point exception occurs and the CR4.OSXMMEXCPT bit is set to 1. If the OSXMMEXCPT flag is not set, then SIMD floating-point exceptions will cause an Undefined Opcode exception instead of this.

The saved instruction pointer points to the instruction which caused the exception.

Error Code: The exception does not push an error code. However, exception information is available in the MXCSR register.

Traps

Debug

The Debug exception occurs on the following conditions:

- Instruction fetch breakpoint (Fault)
- General detect condition (Fault)
- Data read or write breakpoint (Trap)
- I/O read or write breakpoint (Trap)
- Single-step (Trap)
- Task-switch (Trap)

When the exception is a fault, the saved instruction pointer points to the instruction which caused the exception. When the exception is a trap, the saved instruction pointer points to the instruction after the instruction which caused the exception.

Error code: The Debug exception does not set an error code. However, exception information is provided in the debug registers (CPU_Registers_x86#Debug_Registers).

Breakpoint

A Breakpoint exception occurs at the execution of the INT3 instruction. Some debug software replace an instruction by the INT3 instruction. When the breakpoint is trapped, it replaces the INT3 instruction with the original instruction, and decrements the instruction pointer by one.

The saved instruction pointer points to the byte after the INT3 instruction.

Overflow

An Overflow exception is raised when the INTO instruction is executed while the overflow bit in RFLAGS is set to 1.

The saved instruction pointer points to the instruction after the INTO instruction.

Aborts

Double Fault

A Double Fault occurs when an exception is unhandled or when an exception occurs while the CPU is trying to call an exception handler. Normally, two exception at the same time are handled one after another, but in some cases that is not possible. For example, if a page fault occurs, but the exception handler is located in a not-present page, two page faults would occur and neither can be handled. A double fault would occur.

A double fault will always generate an error code with a value of zero.

The saved instruction pointer is undefined. A double fault cannot be recovered. The faulting process must be terminated.

In several starting hobby OSES, a double fault is also quite often a misdiagnosed IRQ0 in the cases where the PIC hasn't been reprogrammed yet.

Machine Check

The Machine Check exception is model specific and processor implementations are not required to support it. It uses model-specific registers to provide error information. It is disabled by default. To enable it, set the CR4.MCE bit to 1.

Machine check exceptions occur when the processor detects internal errors, such as bad memory, bus errors, cache errors, etc.

The value of the saved instruction pointer depends on the implementation and the exception.

Triple Fault

Main article: Triple Fault

The Triple Fault is not really an exception, because it does not have an associated vector number. Nonetheless, a triple fault occurs when an exception is generated when attempt to call the double fault exception handler. It results in the processor resetting. See the main article for more information about possible causes and how to avoid them.

Selector Error Code

31	16	15	3	2	1	0
+	+	+	+	+	+	+
	Reserved		Index		Tbl	E
+	+	+	+	+	+	+

	Length	Name	Description										
E	1 bit	External	When set, the exception originated externally to the processor.										
Tbl	2 bits	IDT/GDT/LDT table	<div>This is one of the following values:</div> <table><tr><th>Value</th><th>Description</th></tr><tr><td>0b00</td><td>The Selector Index references a descriptor in the GDT.</td></tr><tr><td>0b01</td><td>The Selector Index references a descriptor in the IDT.</td></tr><tr><td>0b10</td><td>The Selector Index references a descriptor in the LDT.</td></tr><tr><td>0b11</td><td>The Selector Index references a descriptor in the IDT.</td></tr></table>	Value	Description	0b00	The Selector Index references a descriptor in the GDT.	0b01	The Selector Index references a descriptor in the IDT.	0b10	The Selector Index references a descriptor in the LDT.	0b11	The Selector Index references a descriptor in the IDT.
Value	Description												
0b00	The Selector Index references a descriptor in the GDT.												
0b01	The Selector Index references a descriptor in the IDT.												
0b10	The Selector Index references a descriptor in the LDT.												
0b11	The Selector Index references a descriptor in the IDT.												
Index	13 bits	Selector Index	The index in the GDT, IDT or LDT.										

Legacy

The following exceptions happen on outdated technology, but are no longer used or should be avoided. They apply mostly to the intel 386 and earlier, and might include CPUs from other manufacturers around the same time.

FPU Error Interrupt

In the old days, the floating point unit was a dedicated chip that could be attached to the processor. It lacked direct wiring of FPU errors to the processor, so instead it used IRQ 13, allowing the CPU to deal with errors at its own leisure. When the 486 was developed and multiprocessor support was added, the FPU was embedded on die and a global interrupt for FPUs became undesirable, instead getting an option for direct error handling. By default, this method is not enabled at boot for backwards compatibility, but an OS should update the settings accordingly.

Coprocessor Segment Overrun

When the FPU was still external to the processor, it had separate segment checking in protected mode. Since the 486 this is handled by a GPF instead like it already did with non-FPU memory accesses.

See Also

External Links

- [Intel® 64 and IA-32 Architectures Software Developer's Manual \(http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf\)](http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-manual-325462.pdf), Volume 3 (System Programming Guide), Chapter 6 (Interrupt and exception handling)

Retrieved from "<https://osdev.wiki/wiki/Exceptions>"