

AC108 Datasheet

4 Channel High Performance Voice Capture ADCs with I2C/I2S

Revision 1.2

Nov, 1, 2017



REVISION HISTORY

Revision	Data	Author	Description	
V0.1	May,05,2016		Initial Version	
V0.8	Mar,27,2017		Complete Version 0.8	
V0.9	July,14,2017		Complete Version 0.9	
V1.0	July,28,2017		Version 1.0	
V1.1	July,30,2017		Change Power consumption data	
V1.2	Nov,1,2017		Change Pin number error	



DECLARATION

X-POWERS CANNOT ASSUME RESPONSIBILITY FOR USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY ENTIRELY EMBODIED IN AN X-POWERS PRODUCT. NO CIRCUIT PATENT LICENSES, COPYRIGHTS, OR OTHER INTELLECTUAL PROPERTY RIGHTS ARE IMPLIED. X-POWERS RESERVES THE RIGHT TO MAKE CHANGES TO THE SPECIFICATIONS AND PRODUCTS AT ANY TIME WITHOUT NOTICE.



CONTENTS

Features	5
Description	
Applications	6
Functional Block Diagram	7
Pin Assignment	8
Package Dimension	g
Pin/Signal Description	10
Electrical Characteristics	12
Absolute Maximum Ratings	12
Recommended Operating Conditions	12
Static Characteristics	12
Analog Performance Characteristics	14
Typical Power Consumption	15
Typical Application Diagram	16



4 Channel Voice Capture ADCs IC

FEATURES

ADC future

- 108 dB dynamic range (A-weighted) @ 0 dB boost gain
- -90 dB THD+N @ 0 dB boost and 1.4Vpp input
- 4 programmable boost amplifiers with 0dB to 30dB in 1dB step
- ADC sample rates supported: 8kHz, 16kHz,
 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz,96KHz
- · Analog and digital mixer in record data path

Analog Input and output

- Four fully differential microphone inputs: MIC1P/N ~MIC4P/N
 - -Can be configured as pseudo differential, single-ended mode
- Four low noise mic bias outputs: MIC1_BIAS~MIC4_BIAS
 - -Programmable bias voltage 1.5V to 3.4V
 - -4uV noise level in signal bandwidth 20Hz-20KHz

■ Digital Output

- Two digital microphone SCLK output@1M~3M
- Two I2S data output:
 - I2S/PCM format using 2 pins to output 4 channel data
 - -TDM format using 1 pin to output 4 channel data even 16 channel of 4 devices
 - -Encoding format using 1 pin to output 4 channel data even 16 channel of 4 devices

Other Features

- PLL support a wide input for wide range
- Integrated LDO allowing single supply (3.3V~5V)
- 4 ADC channel 16mA@3.3V for low power consumption application
- TWI control interface support up to 400 kHz
- QFN 48-pin package, 6mm x 6mm

DESCRIPTION

The AC108 is a highly integrated quad-channel ADC with I2S/TDM output transition. It's designed for multi-microphone array in high definition voice capture and recognition application platforms.

The integrated digital PLL supports a large range of input/output frequencies, and it can generate required system clocks from common reference clock such as 6-/12-MHz, 6.144-/12.288-MHz, 5.6448-/11.2896-MHz, 13MHz and 19.2MHz. The audio sample 8kHz, 12kHz,16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 96kHz is supported.

The AC108 integrates four synchronized ADCs with independent programmable mic bias voltage and mic boost amplifier to deliver valid channel data that channel crosstalk can be eliminated. The analog input port MIC1P/N ~MIC4P/N is designed as four differential microphone pin or single-ended line-in pin .Two smart digital mic interfaces are supported to make low jitter clock output and decimation filter for up to four digital mic. Independent digital voice controllers are provided in each channel.

The AC108 can transit its four channels output data over two I2S ports by standard I2S or PCM format, also a single port by TDM format. A new format called encoding mode can also be used to transit four channel data when the I2S format of AP is normal protocol types. Furthermore, one to four device can be combined to transit up to 16 channels output data by a single TDM line.

The device includes several DSP features such as high-pass filter, mixer, and volume control.

AC108 is controlled through TWI (2-wire serial interface). The clock supports up to 400 KHz rate. It works only in the slave mode.



APPLICATIONS

- Smart Voice Assistant Systems
- Voice Recorders
- Digital Cameras and video cameras
- Voice Conferencing System



FUNCTIONAL BLOCK DIAGRAM




Figure 1 Functional Block Diagram



PIN ASSIGNMENT






Figure 2 Pin Assignment



PACKAGE DIMENSION





BOTTOM VIEW

SYMBOL	M	ILLIMETE	ER		
STWIBOL	MIN	NOM	MAX		
A	0.70	0.75	0.80		
A1		0.02	0.05		
b	0. 15	0.20	0. 25		
С	0. 18	0.20	0. 23		
D	5. 90	6.00	6. 10		
D2	4. 10	4.20	4. 30		
e	0. 40BSC				
Ne	4	4. 40BSC			
Nd	4	4. 40BSC			
Е	5. 90	6.00	6. 10		
E2	4. 10	4.20	4. 30		
L	0. 35	0.40	0. 45		
h	0.30 0.35 0.40				
L/F载体尺寸 (MIL)		177*177			

Figure 3 Package Dimension



PIN/SIGNAL DESCRIPTION

This chapter describes the 48 pins of AC108 from four aspects: pin number, signal name, type, and pin definition. All the pins are classified into four groups, including digital IO pin, analog IO pin, filter/reference, and power/ground.

There are five pin types here: O for output, I for input, I/O for input/output, P for power, and G for ground.

Pin Number	Signal Name	Туре	Description
Digital IO Pins	;		
8	MCLK	1	I2S interface master input clock 1
15	BCLK	1/0	I2S interface serial bit clock
16	SDOUT1	0	I2S interface serial data output 1
17	SDOUT2	0	I2S interface serial data output 2
18	LRCK	1/0	I2S interface synchronous clock
40	GPIO 1 I/O		General purpose input output 1
48	DMICDAT1	1	Digital MIC stereo data1 input
1	GPIO_2	1/0	General purpose input output 2
1	DMICCLK	0	Digital MIC CLK output
2	GPIO_3	1/0	General purpose input output 3
2	DMICDAT2	1	Digital MIC stereo data2 input
3	GPIO_4	1/0	General purpose input output 4
9	SCK	Į	TWI interface serial clock input
10	SDA	1/0	TWI interface serial data(Open-drain)
4	DEV_ID0	1	TWI interface device ID control
19	RSTn	ı	Chip rest pin
5	Test	1	Scan test for QAQC
Analog IO Pin			
21	MICBIAS1	0	Bias voltage output for MIC1
22	MIC1P	ı	Positive differential input for MIC1
23	MIC1N	ı	Negative differential input for MIC1
24	MICBIAS2	0	Bias voltage output for MIC2
25	MIC2P	I	Positive differential input for MIC2
26	MIC2N	I	Negative differential input for MIC2
34	MICBIAS3	0	Bias voltage output for MIC3
35	MIC3P	ı	Analog Positive differential input for MIC3
36	MIC3N	1	Negative differential input for MIC3
37	MICBIAS4	0	Bias voltage output for MIC4
38	MIC4P	1	Positive differential input for MIC4
39	MIC4N	1	Negative differential input for MIC4
44	CP_EN	1	The charge pump enable
Filter/Referer	ice	·	
43	CP_VPP	1/0	Charge pump flying-back capacitor positive terminal
42	CP_VPN	1/0	Charge pump flying-back capacitor negative terminal
30	VREF	0	Internal reference voltage
31	VRP	0	Internal reference voltage
32	VRN	0	Internal reference voltage



Power/Groun	d		
45	DLDOIN	Р	The digital LDO Power input
46	DLDOOUT	Р	The LDO Power output 3.3V for digital part
41	CPOUT	Р	Charge pump output 1.2V for digital core
27	ALDOIN	Р	The analog LDO Power input
28	ALDOOUT	Р	The LDO Power output 3.3V for analog part
29	RVCC	Р	Analog power for internal reference
20	AVCC_ANA1	Р	Analog power for ADC1&2 and PGA1&2
40	AVCC_ANA2	Р	Analog power for ADC3&4 and PGA3&4
6	VDD_CORE	Р	Digital core power
7	VCC_DIO	Р	Digital power for digital I/O buffer (GPIO&TWI&MCLK)
11	VCC_I2S	Р	Digital power for digital I/O buffer (I2S&RSTn)
33	AGND	G	Analog ground
49	GND	G	Digital ground
Others			
12,13,14,47	NC		Not connected



ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under electrical characteristics at the test conditions specified.

Symbol	Parameter	MIN	MAX	Unit
DLDOIN	LDO Input power for digital 3.3V domain cell control	-0.4	5.5	V
ALDOIN	LDO Input power for analog part	-0.4	5.5	V
VDD_CORE	Digital power for Audio digital core, it can be generate by inner CP	-0.3	1.32	٧
VCC_DIO	Digital power for digital I/O buffer	-0.3	3.63	٧
VCC_I2S	Digital power for digital I/O buffer	-0.3	3.63	٧
T _A	Operating Ambient Temperature	-40	85	°C
V _{ESD}	ESD	±4		KV

Recommended Operating Conditions

Parameter	Description	MIN	ТРҮ	MAX	Unit
DLDOIN	LDO Input power for digital 3.3V domain cell control	3.15	3.3/5	5.25	V
ALDOIN	LDO Input power for analog part	3.15	3.3/5	5.25	V
VDD_CORE	Digital power for Audio digital core, it can be generate by inner	1.08	1.2	1.32	٧
	LDO				
VCC_DIO	Digital power for digital I/O buffer		1.8/3.3	3.63	V
VCC_I2S	Digital power for digital I/O buffer		1.8/3.3	3.63	V
GND,AGND	Ground reference		0		V

Static Characteristics

Symbol	Parameter	Test condition	Min	Typical	Max	Units
V _{IN}	Input Voltage Range		-0.3		VCC_DIO+0.3 VCC_I2S+0.3	>
V _{IH}	High Level Input Voltage	VCC_DIO=3.3V VCC_I2S=3.3V 2.4			3.6	>
V IH	riigii Leveriiiput voitage	VCC_DIO=1.8V VCC_I2S=1.8V	1.4		1.98	•
V	Law Law Llaw A Vallage	VCC_DIO=3.3V VCC_I2S=3.3V	-0.3		0.7	,
V _{IL}	Low Level Input Voltage	VCC_DIO=1.8V VCC_I2S=1.8V	-0.3	0.7	0.7	V
V		VCC_DIO=3.3V VCC_I2S=3.3V	2.7		NA	,
V _{OH}	High Level Input Voltage	VCC_DIO=1.8V VCC_I2S=1.8V	1.5		NA	V
V _{OL}	Low Level Input Voltage	VCC_DIO=3.3V VCC_I2S=3.3V	NA		0.4	v
		VCC_DIO=1.8V	NA		0.4	





			VCC_I2S=1.8V				
	C _{IN}	Input Capacitance		NA	NA	5	pF
Ī	C _{out}	Output Capacitance		NA	NA	5	pF



ANALOG PERFORMANCE CHARACTERISTICS

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UINT
ADC Input Path	MIC1 /2/3/4 via ADC to I2	S DLDOIN=ALDOIN=5.0V, VCC_	I2S=VCC_DIO=	3.3V		'
Performance	DR(A-weighted)			108		dB
	THD+N	PGA=0 dB		-90		dB
	DR(A-weighted)	204 42 12		106		dB
	THD+N	PGA=12 dB		-84		dB
	DR(A-weighted)			100		dB
	THD+N	PGA=24 dB		-83		dB
	DR(A-weighted)			95		dB
	THD+N	PGA=30 dB		-83		dB
	Crosstalk (L/R)	10mV,1KHz,30dB Gain		90		dB
ADC Input Path	MICBIAS1 /2/3/4 without	bypass capacitor DLDOIN=ALD	OIN=5.0V, VC	C_I2S=VCC_DI	D=3.3V	
Performance	Output Scale		1.5	2.1	3.4	V
	Bias Current			4		mA
	Noise Level		1.7	4		uV



TYPICAL POWER CONSUMPTION

Default Test Conditions:

DLDOIN=ALDOIN=5V, DLDO Bypass, VCC-DIO=VCC-I2S=3.3V

OPERATING MODE	DLDO	ALDO	Charge Pump	VREF	VDD-DIO	VDD-I2S	Total
Standby							
DLDO enabled	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled	170uA
1- ADC record on high perfe	ormance mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	8.2mA
I/O enabled							
2- ADC record on high perf	ormance mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	15mA
I/O enabled							
4- ADC record on high perfo	ormance mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	28mA
I/O enabled							
1- ADC record on low powe	er mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	5.5mA
I/O enabled							
2- ADC record on low powe	er mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	9.3mA
I/O enabled							
4- ADC record on low power	er mode						
Charge Pump enabled							
Analog LDO enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	16.5mA
I/O enabled							



TYPICAL APPLICATION DIAGRAM




Figure 4 Typical Application Diagram