



# Project UVM

Submitted to: Eng. Kareem Waseem

Eng. Abdelrahman Sherif

Submitted by: Seif Eldin Ahmed Hassan

## **Table of Contents**

		2	
	Overview	•	į.
•	O VOI VIEW	• •	

# 1)Overview

The Synchronous FIFO design in this project is a First-In-First-Out (FIFO) memory buffer. It allows data to be written into a queue and read from it in the same sequential order, ensuring smooth communication between processes operating on the same clock domain.


#### **Key Features:**

- FIFO\_WIDTH: Defines the width of data input and output buses, as well as the memory word width (default: 16 bits).
- FIFO\_DEPTH: Determines the depth of the FIFO, representing the number of data entries that can be stored (default: 8 entries).

#### **FIFO Signals:**

Signal	Directi on	Description
data_in	Input	Write Data: The input data bus used when writing to the FIFO.
wr_en	Input	Write Enable: Enables data writing when the FIFO is not full.
rd_en	Input	Read Enable: Enables data reading when the FIFO is not empty.
clk	Input	Clock: The clock signal for synchronizing operations.
rst_n	Input	Reset: Active-low asynchronous reset signal.
data_out	Output	Read Data: The data output bus when reading from the FIFO.
full	Output	Full Flag: Indicates the FIFO is full and cannot accept more data.
almostfull	Output	Almost Full: Indicates one more write can be performed before full.
empty	Output	Empty Flag: Indicates the FIFO is empty.
almostempty	Output	Almost Empty: Indicates one more read can be performed before empty.
overflow	Output	Overflow: Indicates a rejected write operation due to full FIFO.
underflow	Output	Underflow: Indicates a rejected read operation due to empty FIFO.
wr_ack	Output	Write Acknowledge: Indicates a successful write operation.

# 2) UVM Structure



# 3)UVM Flow

#### 1. Top Module:

- o The starting point, where the UVM test is invoked.
- o Generates the clock, instantiates the DUT, imports test packages, binds assertions, and sets the virtual interface in the UVM configuration database.
- o Runs the test.

#### 2. UVM Test:

- o Builds the environment and sequences.
- o Retrieves the virtual interface and configuration object from the database.
- o Starts sequences on the sequencer.

#### 3. UVM Sequence:

- o Core stimulus generator of the verification environment.
- o Creates multiple sequence items.
- It contains reset\_sequence, write\_only\_sequence, read\_only\_sequence & write\_read\_sequence.

#### 4. **UVM Sequence Item**:

- o Contains the data for communication with the DUT.
- o Generates random stimuli based on constraints.

#### 5. UVM Environment:

o Builds and connects the UVM agent, scoreboard, and coverage collector.

#### 6. UVM Agent:

- o Builds the monitor, sequencer, and driver.
- o Links the driver and sequencer.
- Retrieves the configuration object and assigns its virtual interface to the driver and monitor.

#### 7. **UVM Sequencer**:

 Acts as a FIFO to store and deliver sequence items (transactions) from the sequence to the driver.

#### 8. **UVM Driver**:

• Pulls sequence items from the sequencer and assigns them to the virtual interface, directly interacting with the DUT.

#### 9. UVM Monitor:

- o Collects DUT signals from the interface and converts them into sequence items.
- Sends these items to analysis components.

#### 10. UVM Analysis Components:

- **Scoreboard**: Compares sequence items with the reference model to verify functionality.
- o Functional Coverage Collector: Samples sequence items for functional coverage.

# 4) Verification Plan

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
	When the recet is accorded the internal pointers according	Directed at the start of the simulation, then	cover the reset signal	A checker in the scoreboard to check the internal signals and
FIFO_1	When the reset is asserted, the internal pointers, counters, overflow and underflow	randomized with constraint that drive the reset to		counter - Other signals are checked with assertions in the DUT
	overnow and undernow	be off most of the simulation time		module
	write only sequence	constraing writing only and no read during	Cross coverage between signals	A checker in the scoreboard to check the internal signals and
FIFO_2		simulation	write enable, read enable and each output control	counter - Other signals are checked with assertions in the DUT
			signals	module
	read only sequence	constraing reading only and no write during	Cross coverage between signals	A checker in the scoreboard to check the internal signals and
FIFO_3		simulation	write enable, read enable and each output control	counter - Other signals are checked with assertions in the DUT
			signals	module
FIFO_4	Verify the functionality of the FIFO with constrained randomization	Randomization in a repeat 9999 iterations with constraints on the reset to be off 90% of the time, write enable signal to be high 70% of the time, read enable signal to be active 30% of the time.	Cross coverage between signals write enable, read enable and each output control signals	A checker in the scoreboard to check the internal signals and counter - Other signals are checked with assertions in the DUT module

# 5)Bugs

o Comment: All bugs are commented in the design snippet

```
module FIFO(FIFO_it.DUT FIFOit);
localparam max_fifo_addr = $clog2(FIFOit.FIFO_DEPTH);
reg [FIFOit.FIFO_WIDTH-1:0] mem [FIFOit.FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
if (!FIFOit.rst_n) begin
     else if (FIFOit.wr_en && count < FIFOit.FIFO_DEPTH) begin
      mem[wr_ptr] <= FIFOit.data_in;</pre>
always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
         rd_ptr <= 0;
     else if (FIFOit.rd_en && count != 0) begin
          FIFOit.data_out <= mem[rd_ptr];</pre>
         count <= 0;
        if ((({FIFOit.wr_en, FIFOit.rd_en} == 2'b10) && !FIFOit.full) ||
  (({FIFOit.wr_en, FIFOit.rd_en} == 2'b11) && FIFOit.empty)) // Added the part for the note
          else if ((({FIFOit.wr_en, FIFOit.rd_en} == 2'b01) && !FIFOit.empty) ||
          (({FIFOit.wr_en, FIFOit.rd_en} == 2'b11) && FIFOit.full)) // Added the part for the note
assign FIFOit.full = (count == FIFOit.FIFO_DEPTH)? 1 : 0;
assign FIFOit.empty = (count == 0)? 1 : 0;
assign FIFOIT.empty = (count == 0,1 1 . 0;

assign FIFOIT.underflow = (FIFOIT.empty && FIFOIT.rd_en)? 1 : 0;

// assign FIFOIT.almostfull = (count == FIFOIT.FIFO_DEPTH-2)? 1 : 0; // BUG HERE
assign FIFOit.almostempty = (count == 1)? 1 : 0;
assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
```

# 6) Assertions

Feature	Assertions
When the reset is asserted, the flags and pointers will reset to zero	<pre>rst_count_assert: assert final (count == 0); rst_wr_ptr_assert: assert final (wr_ptr == 0); rst_rd_ptr_assert: assert final (rd_ptr == 0);</pre>
When the FIFO is full (count equals FIFO depth), the full flag will be asserted	<pre>full_assert: assert final (full);</pre>

When the FIFO is empty (count equals zero), the empty flag will be asserted	<pre>empty_assert: assert final (empty);</pre>			
When count equals FIFO depth - 1, the almost full flag will be asserted	<pre>almostfull_assert: assert final   (almostfull);</pre>			
When count equals 1, the almost empty flag will be asserted	<pre>almostempty_assert: assert final   (almostempty);</pre>			
When write is enabled and FIFO is not full, acknowledgment will be sent	<pre>wr_ack_assert: assert final (wr_ack);</pre>			
When count equals FIFO depth and write is enabled, overflow will occur	<pre>overflow_assert: assert final  (overflow);</pre>			
When count equals 0 and read is enabled, underflow will occur	<pre>underflow_assert: assert final   (underflow);</pre>			
When write is enabled and FIFO is not full, the write pointer will increment	<pre>wr_ptr_assert: assert property @(posedge clk)(wr_en &amp;&amp; count != FIFO_DEPTH)  =&gt; (\$past(wr_ptr) + 1'b1 == wr_ptr);</pre>			
When read is enabled and FIFO is not empty, the read pointer will increment	<pre>rd_ptr_assert: assert property @(posedge clk)(rd_en &amp;&amp; count != 0)  =&gt;   (\$past(rd_ptr) + 1'b1 == rd_ptr);</pre>			
When write is enabled but no read, the count will increment	<pre>wr_count_assert: assert property @(posedge   clk)(!rd_en &amp;&amp; wr_en &amp;&amp; count != FIFO_DEPTH)    =&gt; (\$past(count) + 1'b1 == count);</pre>			
When read is enabled but no write, the count will decrement	<pre>rd_count_assert: assert property @(posedge clk) (rd_en &amp;&amp; !wr_en &amp;&amp; count != 0)  =&gt; (\$past(count) - 1'b1 == count);</pre>			
When both read and write are enabled, and FIFO is empty, the count will increment	<pre>rd_wr_count_empty_assert: assert property @(posedge clk) (rd_en &amp;&amp; wr_en &amp;&amp; empty)  =&gt; (\$past(count) + 1'b1 == count);</pre>			
When both read and write are enabled, and FIFO is full, the count will decrement	<pre>rd_wr_count_full_assert: assert property @(posedge clk) (rd_en &amp;&amp; wr_en &amp;&amp; full)  =&gt; (\$past(count) - 1'b1 == count);</pre>			

# 7)Codes

#### a) RTL

```
// Author: Kareem Waseem
// Course: Digital Verification using SV & UVM
// Description: FIFO Design
module FIFO(FIFO_if.DUT FIFOif);
localparam max_fifo_addr = $clog2(FIFOif.FIFO_DEPTH);
reg [FIFOif.FIFO WIDTH-1:0] mem [FIFOif.FIFO DEPTH-1:0];
reg [max fifo addr-1:0] wr ptr, rd ptr;
reg [max_fifo_addr:0] count;
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst n) begin
        wr_ptr <= 0;
    end
    else if (FIFOif.wr_en && count < FIFOif.FIFO_DEPTH) begin
        mem[wr ptr] <= FIFOif.data in;</pre>
        // FIFOif.wr ack <= 1; // BUG HERE</pre>
        wr_ptr <= wr_ptr + 1;</pre>
    end
    // else begin
    // FIFOif.wr_ack <= 0;</pre>
    // if (FIFOif.full & FIFOif.wr en)
            FIFOif.overflow <= 1;</pre>
            FIFOif.overflow <= 0;</pre>
end
always @(posedge FIFOif.clk or negedge FIFOif.rst n) begin
    if (!FIFOif.rst_n) begin
        rd_ptr <= 0;
    end
    else if (FIFOif.rd en && count != 0) begin
        FIFOif.data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
    end
end
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst n) begin
        count <= 0;
```

```
end
    else begin
        if ((({FIFOif.wr en, FIFOif.rd en} == 2'b10) && !FIFOif.full) ||
        (({FIFOif.wr en, FIFOif.rd en} == 2'b11) && FIFOif.empty)) // Added the
part for the note
            count <= count + 1;</pre>
        else if ((({FIFOif.wr_en, FIFOif.rd_en} == 2'b01) && !FIFOif.empty) ||
        (({FIFOif.wr en, FIFOif.rd en} == 2'b11) && FIFOif.full)) // Added the part
for the note
            count <= count - 1;</pre>
    end
end
assign FIFOif.full = (count == FIFOif.FIFO DEPTH)? 1 : 0;
assign FIFOif.empty = (count == 0)? 1 : 0;
assign FIFOif.underflow = (FIFOif.empty && FIFOif.rd en)? 1 : 0;
// assign FIFOif.almostfull = (count == FIFOif.FIFO_DEPTH-2)? 1 : 0; // BUG HERE
assign FIFOif.almostempty = (count == 1)? 1 : 0;
// Fixed bugs
assign FIFOif.wr ack = ((count != FIFOif.FIFO DEPTH) && FIFOif.wr en)? 1 : 0;
assign FIFOif.almostfull = (count == FIFOif.FIFO DEPTH - 1)? 1 : 0;
assign FIFOif.overflow = (FIFOif.full && FIFOif.wr_en)? 1 : 0;
endmodule
```

#### b) SVA

```
module FIFO SVA (
    FIFO if.DUT FIFOif
);
    property write_count;
        @(posedge FIFOif.clk) disable iff(!FIFOif.rst n)
        (!FIFOif.rd_en && FIFOif.wr_en && dut.count != FIFOif.FIFO_DEPTH) |=>
($past(dut.count) + 1'b1 == dut.count);
    endproperty
    property read_count;
        @(posedge FIFOif.clk) disable iff(!FIFOif.rst n)
        (FIFOif.rd_en && !FIFOif.wr_en && dut.count != 0) |=> ($past(dut.count) -
1'b1 == dut.count);
    endproperty
    property read write count;
        @(posedge FIFOif.clk) disable iff(!FIFOif.rst n)
        (FIFOif.rd_en && FIFOif.wr_en && dut.count != 0 && dut.count !=
FIFOif.FIFO DEPTH) |=> ($past(dut.count) == dut.count);
    endproperty
    property read_write_count_empty;
        @(posedge FIFOif.clk) disable iff(!FIFOif.rst n)
        (FIFOif.rd_en && FIFOif.wr_en && FIFOif.empty) |=> ($past(dut.count) + 1'b1
== dut.count);
```

```
endproperty
    property read write count full;
        @(posedge FIFOif.clk) disable iff(!FIFOif.rst n)
        (FIFOif.rd en && FIFOif.wr en && FIFOif.full) |=> ($past(dut.count) - 1'b1
== dut.count);
    endproperty
    property write ptr;
        @(posedge FIFOif.clk) disable iff (!FIFOif.rst n)
        (FIFOif.wr en && dut.count != FIFOif.FIFO DEPTH) |=> ($past(dut.wr ptr) +
1'b1 == dut.wr ptr);
   endproperty
    property read ptr;
        @(posedge FIFOif.clk) disable iff (!FIFOif.rst n)
        (FIFOif.rd en && dut.count != 0) |=> ($past(dut.rd ptr) + 1'b1 ==
dut.rd ptr);
    endproperty
    // Assertions
   wr count assert: assert property (write count)
        else $error("Assertion failed: dut.count did not increment when write
correctly at time %0t, dut.count = %0d, expected = %0d",
                        $time, dut.count, $past(dut.count) + 1'b1);
    rd count assert: assert property (read count)
        else $error("Assertion failed: dut.count did not decrement when read
correctly at time %0t, dut.count = %0d, expected = %0d",
                        $time, dut.count, $past(dut.count) - 1'b1);
    rd_wr_count_assert: assert property (read_write_count)
        else $error("Assertion failed: dut.count should remain the same when read
and write, and not empty or full at time %0t, dut.count = %0d, expected = %0d",
                        $time, dut.count, $past(dut.count));
    rd_wr_count_empty_assert:assert property (read_write_count_empty)
        else $error("Assertion failed: dut.count did not increment when write, read
and empty correctly at time %0t, dut.count = %0d, expected = %0d",
                        $time, dut.count, $past(dut.count) + 1'b1);
    rd wr count full assert:assert property (read write count full)
        else $error("Assertion failed: dut.count did not increment when write, read
and full correctly at time %0t, dut.count = %0d, expected = %0d",
                        $time, dut.count, $past(dut.count) - 1'b1);
    wr_ptr_assert: assert property (write_ptr)
        else $error("Assertion failed: dut.wr ptr did not increment correctly at
time %0t, dut.wr_ptr = %0d, expected = %0d",
                        $time, dut.wr_ptr, $past(dut.wr_ptr) + 1'b1);
    rd_ptr_assert: assert property (read_ptr)
        else $error("Assertion failed: dut.rd_ptr did not increment correctly at
time %0t, dut.rd_ptr = %0d, expected = %0d",
                        $time, dut.rd_ptr, $past(dut.rd_ptr) + 1'b1);
   wr_count_cover: cover property (write_count);
```

```
rd count cover: cover property (read count);
    rd_wr_count_cover: cover property (read_write_count);
    rd wr count empty cover:cover property (read write count empty);
    rd_wr_count_full_cover:cover property (read_write_count_full);
    wr_ptr_cover: cover property (write_ptr);
    rd ptr cover: cover property (read ptr);
    always comb begin
        if(!FIFOif.rst n)begin
            rst count assert: assert final (dut.count==0);
            rst count cover: cover final (dut.count==0);
            rst wr ptr assert: assert final (dut.wr ptr==0);
            rst wr ptr cover: cover final (dut.wr ptr==0);
            rst rd ptr assert: assert final (dut.rd ptr==0);
            rst_rd_ptr_cover: cover final (dut.rd_ptr==0);
        end
        if(dut.count == FIFOif.FIFO DEPTH) begin
            full assert: assert final (FIFOif.full);
            full cover: cover final (FIFOif.full);
        end
        if(dut.count == 0) begin
            empty assert: assert final (FIFOif.empty);
            empty cover: cover final (FIFOif.empty);
        end
        if(dut.count == 0 && FIFOif.rd en) begin
            underflow assert: assert final (FIFOif.underflow);
            underflow_cover: cover final (FIFOif.underflow);
        end
        if(dut.count == FIFOif.FIFO DEPTH && FIFOif.wr en) begin
            overflow assert: assert final (FIFOif.overflow);
            overflow_cover: cover final (FIFOif.overflow);
        end
        if(dut.count == FIFOif.FIFO DEPTH - 1) begin
            almostfull assert: assert final (FIFOif.almostfull);
            almostfull_cover: cover final (FIFOif.almostfull);
        if(dut.count == 1) begin
            almostempty_assert: assert final (FIFOif.almostempty);
            almostempty_cover: cover final (FIFOif.almostempty);
        end
        if((dut.count != FIFOif.FIFO DEPTH) && FIFOif.wr en) begin
            wr_ack_assert: assert final (FIFOif.wr_ack);
            wr ack cover: cover final (FIFOif.wr ack);
        end
    end
endmodule
```

## c) Interface

```
interface FIFO if (input bit clk);
 parameter FIFO WIDTH = 16;
 parameter FIFO DEPTH = 8;
 // Input Signals
 logic [FIFO_WIDTH-1:0] data_in;
 logic rst_n, wr_en, rd_en;
 // Output signals
 logic [FIFO WIDTH-1:0] data out;
 logic wr ack, overflow;
 logic full, empty, almostfull, almostempty, underflow;
 modport DUT(
      input clk, data_in, rst_n, wr_en, rd_en,
      output data out, wr ack, overflow, full, empty, almostfull, almostempty,
underflow
  );
endinterface
```

## d) Agent

```
package FIFO agent pkg;
    import uvm_pkg::*;
    import FIFO_sequencer_pkg::*;
    import FIFO_seq_item_pkg::*;
    import FIFO_driver_pkg::*;
    import FIFO monitor pkg::*;
    import FIFO_config_obj_pkg::*;
    `include "uvm_macros.svh"
    class FIFO agent extends uvm agent;
        `uvm_component_utils (FIFO_agent)
        FIFO sequencer sqr;
        FIF0_driver drv;
        FIFO_monitor mon;
        FIFO config obj FIFO_cfg_agent;
        uvm_analysis_port #(FIFO_seq_item) agt_ap;
        function new (string name = "FIFO_agent", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build_phase(phase);
            if (!uvm_config_db #(FIFO_config_obj) :: get(this, "", "CFG",
FIFO_cfg_agent))
                `uvm_fatal("build_phase" , "Unable to get configuration object")
            //create the driver, sequencer and monitor
            sqr = FIF0_sequencer::type_id::create("sqr", this);
```

```
drv = FIFO_driver::type_id::create("drv", this);
    mon = FIFO_monitor::type_id::create("mon", this);
    agt_ap = new("agt_ap", this);
endfunction
function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    //connect the vif of the driver and monitor
    drv.FIFO_driver_vif = FIFO_cfg_agent.FIFO_config_vif;
    mon.FIFO_monitor_vif = FIFO_cfg_agent.FIFO_config_vif;
    //connect the ports for the sqr and driver
    drv.seq_item_port.connect(sqr.seq_item_export);
    //connect the analysis port of the monitor and agent
    mon.mon_ap.connect(agt_ap);
endfunction
endclass
endpackage
```

## e) Configuration Object

```
package FIFO_config_obj_pkg;
   import uvm_pkg::*;
   `include "uvm_macros.svh"
   class FIFO_config_obj extends uvm_object;
      `uvm_object_utils(FIFO_config_obj)
      virtual FIFO_if FIFO_config_vif;
      function new(string name = "FIFO_config_obj");
        super.new(name);
      endfunction
   endclass
endpackage
```

## f) Coverage Collector

```
package FIFO_coverage_pkg;
  import uvm_pkg::*;
  import FIFO_seq_item_pkg::*;
  `include "uvm_macros.svh"
  class FIFO_coverage extends uvm_component;
      `uvm_component_utils(FIFO_coverage)
      uvm_analysis_export #(FIFO_seq_item) cov_export;
      uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
      FIFO_seq_item seq_item_cov;
      covergroup cg_FIFO;
      cp_wr_en: coverpoint seq_item_cov.wr_en;
      cp_rd_en: coverpoint seq_item_cov.rd_en;
```

```
cp wr ack: coverpoint seq item cov.wr ack;
cp_overflow: coverpoint seq_item_cov.overflow;
cp full: coverpoint seq item cov.full;
cp_empty: coverpoint seq_item_cov.empty;
cp_almostfull: coverpoint seq_item_cov.almostfull;
cp almostempty: coverpoint seq item cov.almostempty;
cp_underflow: coverpoint seq_item_cov.underflow;
// Cross coverage
// Write Ack cross with ignored bins
cx_wr_ack: cross cp_wr_en, cp_rd_en, cp_wr_ack {
    ignore bins auto wr ack 0 = binsof(cp wr en) intersect {0} &&
                                   binsof(cp_rd_en) intersect {1} &&
                                   binsof(cp wr ack) intersect {1};
    ignore_bins auto_wr_ack_1 = binsof(cp_wr_en) intersect {0} &&
                                   binsof(cp_rd_en) intersect {0} &&
                                   binsof(cp_wr_ack) intersect {1};
    ignore_bins auto_wr_ack_2 = binsof(cp_wr_en) intersect {1} &&
                                   binsof(cp rd en) intersect {1} &&
                                   binsof(cp_wr_ack) intersect {0};
// Overflow cross with ignored bins
cx_overflow: cross cp_wr_en, cp_rd_en, cp_overflow {
    ignore bins auto overflow 0 = binsof(cp wr en) intersect {0} &&
                                   binsof(cp_rd_en) intersect {1} &&
                                   binsof(cp_overflow) intersect {1};
    ignore_bins auto_overflow_1 = binsof(cp_wr_en) intersect {0} &&
                                   binsof(cp rd en) intersect {0} &&
                                   binsof(cp overflow) intersect {1};
    ignore bins auto overflow 2 = binsof(cp wr en) intersect {1} &&
                                   binsof(cp_rd_en) intersect {1} &&
                                   binsof(cp_overflow) intersect {1};
// Full cross with ignored bins
cx_full: cross cp_wr_en, cp_rd_en, cp_full {
    ignore bins auto full 0 = binsof(cp wr en) intersect {0} &&
                              binsof(cp_rd_en) intersect {1} &&
                              binsof(cp_full) intersect {1};
    ignore_bins auto_full_1 = binsof(cp_wr_en) intersect {1} &&
                              binsof(cp_rd_en) intersect {1} &&
                              binsof(cp_full) intersect {1};
// Empty cross coverage
cx_empty: cross cp_wr_en, cp_rd_en, cp_empty;
// Almost full cross coverage
cx_almostfull: cross cp_wr_en, cp_rd_en, cp_almostfull;
// Almost empty cross coverage
```

```
cx_almostempty: cross cp_wr_en, cp_rd_en, cp_almostempty;
            // Underflow cross with ignored bins
            cx_underflow: cross cp_wr_en, cp_rd_en, cp_underflow {
                ignore_bins auto_underflow_0 = binsof(cp_wr_en) intersect {1} &&
                                               binsof(cp_rd_en) intersect {0} &&
                                               binsof(cp underflow) intersect {1};
                ignore_bins auto_underflow_1 = binsof(cp_wr_en) intersect {0} &&
                                               binsof(cp rd en) intersect {0} &&
                                               binsof(cp_underflow) intersect {1};
        endgroup: cg FIFO
        function new(string name = "FIFO_coverage", uvm_component parent = null);
            super.new(name, parent);
            cg_FIFO = new();
            cg_FIFO.start();
        endfunction
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            cov_export = new("cov_export", this);
            cov_fifo = new("cov_fifo", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect phase(phase);
            //connect the analysis exports
            cov_export.connect(cov_fifo.analysis_export);
        endfunction
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                cov_fifo.get(seq_item_cov);
                cg_FIFO.sample();
            end
        endtask
    endclass
endpackage
```

## g) Driver

```
package FIFO_driver_pkg;
   import uvm_pkg::*;
   import FIFO_config_obj_pkg::*;
   import FIFO_seq_item_pkg::*;
   `include "uvm_macros.svh"
   class FIFO_driver extends uvm_driver #(FIFO_seq_item);
      `uvm_component_utils(FIFO_driver)
      virtual FIFO_if FIFO_driver_vif;
```

```
FIFO config obj FIFO cfg driver;
        FIFO_seq_item stim_seq_item;
        function new(string name = "FIFO_driver", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        // Build phase to retrieve virtual interface
        function void build phase(uvm phase phase);
            super.build phase(phase);
            // Retrieve the virtual interface from uvm config db
            if(!uvm_config_db #(FIFO_config_obj)::get(this, "", "CFG",
FIFO cfg driver)) begin
                `uvm_fatal("build_phase", "Driver - Unable to get the virtual
interface of the FIFO from uvm config db");
            end
        endfunction
        task run_phase(uvm_phase phase);
            super.run phase(phase);
            forever begin
                stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
                seq_item_port.get_next_item(stim_seq_item);
                FIFO_driver_vif.rst_n = stim_seq_item.rst_n;
                FIFO_driver_vif.data_in = stim_seq_item.data_in;
                FIFO driver vif.wr en = stim seq item.wr en;
                FIFO driver vif.rd en = stim seg item.rd en;
                @(negedge FIFO_driver_vif.clk);
                seq_item_port.item_done();
                `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(),
UVM HIGH)
            end
        endtask
    endclass
endpackage
```

## h) Environment

```
package FIFO_env_pkg;
  import uvm_pkg::*;
  import FIFO_scoreboard_pkg::*;
  import FIFO_coverage_pkg::*;
  import FIFO_agent_pkg::*;
  `include "uvm_macros.svh"
  class FIFO_env extends uvm_env;
    `uvm_component_utils(FIFO_env)
    FIFO_agent agt;
    FIFO_scoreboard sb;
  FIFO coverage cov;
```

#### i) Monitor

```
package FIFO_monitor_pkg;
    import uvm pkg::*;
    import FIFO_seq_item_pkg::*;
    `include "uvm macros.svh"
    class FIFO_monitor extends uvm_monitor;
        `uvm_component_utils(FIFO_monitor)
        virtual FIFO_if FIFO_monitor_vif;
        FIFO_seq_item stim_seq_item;
        uvm_analysis_port #(FIFO_seq_item) mon_ap;
        function new(string name = "FIFO_monitor", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            mon_ap = new("mon_ap", this);
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                stim_seq_item = FIF0_seq_item::type_id::create("stim_seq_item");
                @(negedge FIFO_monitor_vif.clk);
                stim_seq_item.rst_n = FIFO_monitor_vif.rst_n;
                stim_seq_item.data_in = FIFO_monitor_vif.data_in;
                stim seg item.wr en = FIFO monitor vif.wr en;
                stim_seq_item.rd_en = FIFO_monitor_vif.rd_en;
                stim_seq_item.data_out = FIFO_monitor_vif.data_out;
                stim seq item.wr ack = FIFO monitor vif.wr ack;
```

```
stim_seq_item.overflow = FIFO_monitor_vif.overflow;
    stim_seq_item.full = FIFO_monitor_vif.full;
    stim_seq_item.empty = FIFO_monitor_vif.empty;
    stim_seq_item.almostfull = FIFO_monitor_vif.almostfull;
    stim_seq_item.almostempty = FIFO_monitor_vif.almostempty;
    stim_seq_item.underflow = FIFO_monitor_vif.underflow;
    mon_ap.write(stim_seq_item);
    `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(),

UVM_HIGH)
    end
    end
endtask
endclass
endpackage
```

#### i) Scoreboard

```
package FIFO scoreboard pkg;
    import uvm_pkg::*;
    import FIFO_seq_item_pkg::*;
    `include "uvm macros.svh"
    parameter FIFO_WIDTH = 16;
    parameter FIFO DEPTH = 8;
    class FIFO_scoreboard extends uvm_scoreboard;
        `uvm_component_utils(FIFO_scoreboard)
        uvm_analysis_export #(FIFO_seq_item) sb_export;
        uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
        FIFO seq item seq_item_sb;
        localparam max_fifo_addr = $clog2(FIFO_DEPTH);
        bit [FIFO_WIDTH-1:0] data_out_ref;
        bit [FIFO_WIDTH - 1 : 0] fifo_mem[FIFO_DEPTH-1:0];
        bit [max_fifo_addr - 1 : 0] write_ptr, read_ptr;
        bit [max fifo addr : 0] count;
        int error_count = 0;
        int correct_count = 0;
        function new (string name = "FIFO_scoreboard", uvm_component parent =
null);
            super.new(name, parent);
        endfunction
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            sb_export = new("sb_export", this);
            sb_fifo = new("sb_fifo", this);
        endfunction
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            sb_export.connect(sb_fifo.analysis_export);
```

```
endfunction
        // Task to calculate the reference model output based on the seq item sb
        task ref model();
            if (!seq_item_sb.rst_n) begin
                read ptr = 0;
                write ptr = 0;
                count = 0;
            end
            else begin
                if (seq item sb.rd en && count != 0) begin
                    data out ref = fifo mem[read ptr];
                    read ptr++;
                end
                if (seq_item_sb.wr_en && count != FIFO_DEPTH) begin
                    fifo mem[write ptr] = seq item sb.data in;
                    write_ptr++;
                end
                if((seq item sb.wr en && !seq item sb.rd en && count != FIFO DEPTH)
                (seq item sb.wr en && seq item sb.rd en && count == 0))begin
                    count++;
                end
                if((!seg item sb.wr en && seg item sb.rd en && count != 0) ||
                (seq item sb.wr en && seq item sb.rd en && count == FIFO DEPTH))
begin
                    count--;
                end
            end
        endtask
        // Task to check the data_out from DUT against the reference model
(data_out_ref)
        task check data();
            ref model(); // Call ref model to compute expected data out ref
            // Now compare the reference model data_out_ref with DUT data_out
            if (seq item sb.data out !== data out ref) begin
                `uvm_error("check_data", $sformatf("Error: data_out mismatch!
Expected: %0h, Got: %0h", data_out_ref, seq_item_sb.data_out))
                error_count++;
            end else begin
                `uvm info("check_data", $sformatf("Correct: data_out matches at
time %0t!", $time), UVM_HIGH)
                correct_count++;
            end
        endtask
        task run_phase(uvm_phase phase);
           super.run_phase(phase);
```

## k) Sequence Item

```
package FIFO_seq_item_pkg;
    import uvm pkg::*;
    `include "uvm macros.svh"
    parameter FIFO WIDTH = 16;
    class FIFO_seq_item extends uvm_sequence_item;
        `uvm_object_utils(FIFO_seq_item)
        // Group: Variables
        rand bit [FIFO_WIDTH-1:0] data_in;
        rand bit rst_n, wr_en, rd_en;
        bit [FIFO_WIDTH-1:0] data_out;
        bit wr_ack, overflow;
        bit full, empty, almostfull, almostempty, underflow;
        int RD EN ON DIST;
        int WR EN ON DIST;
        // Constructor: new
        function new(string name = "FIFO_seq_item", int RD_EN_ON_DIST = 30, int
WR_EN_ON_DIST = 70);
            super.new(name);
            this.RD EN ON DIST = RD EN ON DIST;
            this.WR_EN_ON_DIST = WR_EN_ON_DIST;
        endfunction: new
        // Group: Functions
        function string convert2string();
          string s;
          s = super.convert2string();
          return $sformatf("%s data_in = 0b%0b, rst_n = 0b%0b, wr_en = 0b%0b, rd_en
= 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b, overflow = 0b%0b, full = 0b%0b, empty =
0b%0b, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b,
```

```
s, data in, rst n, wr en, rd en, data out, wr ack, overflow, full,
empty, almostfull, almostempty, underflow);
        endfunction: convert2string
        function string convert2string_stimulus();
          return $sformatf("data_in = 0b%0b, rst_n = 0b%0b, wr_en = 0b%0b, rd_en =
0b%0b, data out = 0b%0b, wr ack = 0b%0b, overflow = 0b%0b, full = 0b%0b, empty =
0b%0b, almostfull = 0b%0b, almostempty = 0b%0b, underflow = 0b%0b",
              data in, rst n, wr en, rd en, data out, wr ack, overflow, full,
empty, almostfull, almostempty, underflow);
        endfunction: convert2string stimulus
        // Group: Constraints
        // General reset constraint
        constraint reset con {
            rst_n dist {
             0:/10,
              1:/90
            };
          constraint wr en con {
           wr en dist {
             1 :/ WR_EN_ON_DIST,
              0 :/ (100 - WR EN ON DIST)
           };
          constraint rd en con {
            rd_en dist {
             1 :/ RD EN ON DIST,
             0 :/ (100 - RD EN ON DIST)
            };
    endclass: FIFO_seq_item
endpackage
```

## 1) Sequence

```
package FIFO_sequence_pkg;
  import uvm_pkg::*;
  import FIFO_seq_item_pkg::*;
  `include "uvm_macros.svh"
  class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
    `uvm_object_utils(FIFO_reset_sequence)
    FIFO_seq_item seq_item;
    function new(string name = "FIFO_reset_sequence");
        super.new(name);
    endfunction: new
    task body();
```

```
seq item = FIFO seq item::type id::create("seq item");
        start_item(seq_item);
        seq item.rst n = 0;
        seq item.data in = 0;
       seq_item.wr_en = 0;
        seq item.rd en = 0;
        finish_item(seq_item);
   endtask
endclass: FIFO reset sequence
class FIFO write only sequence extends uvm sequence #(FIFO seq item);
    `uvm object utils(FIFO write only sequence)
   FIFO seq item seq item;
   int read dist = 0 ; // No read
   int write_dist = 100 ; // Write only
   function new(string name = "FIFO_write_only_sequence");
        super.new(name);
   endfunction: new
   task body();
        seq_item = FIFO_seq_item::type_id::create("seq_item");
        repeat(100) begin
            seq_item.RD_EN_ON_DIST = read_dist;
            seq item.WR EN ON DIST = write dist;
            start item(seq item);
            assert(seq item.randomize());
            finish item(seq item);
       end
   endtask
endclass: FIFO write only sequence
class FIFO_read_only_sequence extends uvm_sequence #(FIFO_seq_item);
   `uvm_object_utils(FIFO_read_only_sequence)
   FIFO_seq_item seq_item;
   int read dist = 100; // No read
   int write dist = 0 ; // Write only
   function new(string name = "FIFO_read_only_sequence");
        super.new(name);
   endfunction: new
   task body();
        seq_item = FIFO_seq_item::type_id::create("seq_item");
       repeat(100) begin
            seq_item.RD_EN_ON_DIST = read_dist;
            seq_item.WR_EN_ON_DIST = write_dist;
            start_item(seq_item);
            assert(seq_item.randomize());
            finish_item(seq_item);
       end
   endtask
```

```
endclass: FIFO read only sequence
    class FIFO write read sequence extends uvm sequence #(FIFO seq item);
        `uvm object utils(FIFO write read sequence)
        FIFO seq item seq item;
        function new(string name = "FIFO write read sequence");
            super.new(name);
        endfunction: new
        task body();
            seq_item = FIFO_seq_item::type_id::create("seq_item");
            repeat (9999) begin
                start item(seq item);
                assert(seq_item.randomize());
                finish item(seq item);
            end
        endtask
    endclass: FIFO_write_read_sequence
endpackage
```

#### m)Sequencer

```
package FIFO_sequencer_pkg;
  import uvm_pkg::*;
  import FIFO_seq_item_pkg::*;
  `include "uvm_macros.svh"
  class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
    `uvm_component_utils(FIFO_sequencer)
    function new(string name = "FIFO_sequencer", uvm_component parent = null);
    super.new(name, parent);
    endfunction
  endclass
endpackage
```

## n) Test

```
package FIFO_test_pkg;
  import uvm_pkg::*;
  import FIFO_env_pkg::*;
  import FIFO_config_obj_pkg::*;
  import FIFO_sequence_pkg::*;
  `include "uvm_macros.svh"
  class FIFO_test extends uvm_test;
   `uvm_component_utils(FIFO_test)
   FIFO_env env;
  FIFO_config_obj FIFO_config_obj_test;
  FIFO_reset_sequence reset_seq;
```

```
FIFO write only sequence wr seq;
        FIFO_read_only_sequence rd_seq;
        FIFO write read sequence wr rd seq;
        function new(string name = "FIFO_test", uvm_component parent = null);
            super.new(name, parent);
        endfunction
        function void build phase(uvm phase phase);
            super.build phase(phase);
            env = FIFO_env::type_id::create("env", this);
            FIFO config obj test =
FIFO config obj::type id::create("FIFO config obj test");
            reset_seq = FIFO_reset_sequence::type_id::create("reset_seq");
           wr_seq = FIFO_write_only_sequence::type_id::create("wr_seq");
            rd_seq = FIFO_read_only_sequence::type_id::create("rd_seq");
           wr_rd_seq = FIFO_write_read_sequence::type_id::create("wr_rd_seq");
            // Retrieve the virtual interface from the uvm_config_db
            if(!uvm_config_db#(virtual FIFO_if)::get(this, "", "FIFO_IF",
FIFO config obj test.FIFO config vif))
                `uvm fatal("build phase", "Test - Unable to get the virtual
interface of the FIFO from the uvm_config_db");
            // Set the virtual interface for all components under this test class
           uvm_config_db#(FIFO_config_obj)::set(this, "*", "CFG",
FIFO config obj test);
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            phase.raise_objection(this);
            // FIFO 1
            //reset sequence
            `uvm_info("run_phase", "Reset Asserted", UVM_LOW)
            reset_seq.start(env.agt.sqr);
            `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
            // writing only sequence
            `uvm info ("run phase" , "Writing only Started ",UVM LOW)
            wr_seq.start(env.agt.sqr);
            `uvm_info ("run_phase" , "Writing only Ended ",UVM_LOW)
            // FIFO_3
            // Reading only sequence
            `uvm_info ("run_phase" , "Reading only Started ",UVM_LOW)
            rd_seq.start(env.agt.sqr);
            `uvm_info ("run_phase" , "Reading only Ended ",UVM_LOW)
            `uvm_info("run_phase", "Write & Read Started", UVM_LOW)
           wr_rd_seq.start(env.agt.sqr);
```

```
`uvm_info("run_phase", "Write & Read Ended", UVM_LOW)
     phase.drop_objection(this);
     endtask
     endclass
endpackage
```

## o) Top

```
import uvm_pkg::*;
import FIFO_test_pkg::*;
include "uvm_macros.svh"
module FIFO_top();
  bit clk;
  always #5 clk = ~clk;
  FIFO_if FIFOif (clk);
  FIFO dut (FIFOif);
  bind FIFO FIFO_SVA assert_inst (FIFOif);
  initial begin
      uvm_config_db #(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF",
FIFOif);
      run_test("FIFO_test");
  end
endmodule
```

# 8)Do File

```
≡ src_files.list ×

≡ src files.list

       FIFO.sv
  2
       FIFO SVA.sv
       FIFO if.sv
       FIFO seq item.sv
       FIFO_sequencer.sv
       FIFO config obj.sv
       FIFO monitor.sv
       FIFO driver.sv
       FIFO_agent.sv
       FIFO coverage.sv
       FIFO_scoreboard.sv
       FIFO env.sv
       FIFO sequence.sv
       FIFO test.sv
       FIFO top.sv
```

```
Frun.do X

Frun.do

1  vlib work

2  vlog -f src_files.list +cover -covercells

3  vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover

4  coverage save FIFO.ucdb -onexit


5  add wave /FIFO_top/FIFOif/*

6  run -all
```


# 9)Code Coverage


Toggle Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	86	86	0	100.00%	
Branch Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	=====
Branches	25	25	0	100.00%	
Condition Coverage: Enabled Coverage	Bins	Covered	Misses	Coverage	
Conditions	22	22	0	100.00%	
Statement Coverage: Enabled Coverage	Bins	Hits	Misses	Coverage	
Statements	19	19	0	100.00%	

# 10) Functional Coverage



# 11) Assertion Coverage






# 12) Questa Sim Snippets

a) Transcript

## b) Write Only Waveform



## c) Read Only Waveform



## d) Write & Read Waveform

