



Faculty of Engineering
Cairo University

Project

Submitted to: Eng. Kareem Waseem

Eng. Abdelrahman Sherif

Submitted by: Seif Eldin Ahmed Hassan

Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted, the internal pointers, counters, overflow and underflow	Directed at the start of the simulation, then randomized with constraint that drive the reset to be off most of the simulation time	-	A checker in the scoreboard to check the internal signals and counter - Other signals are checked with assertions in the DUT module
FIFO_2	Verify the functionality of the FIFO with constrained randomization	Randomization in a repeat 9999 iterations with constraints on the reset to be off 90% of the time, write enable signal to be high 70% of the time, read enable signal to be active 30% of the time.	Cross coverage between signals write enable, read enable and each output control signals	A checker in the scoreboard to check the internal signals and counter - Other signals are checked with assertions in the DUT module

Design Code:

```

8  module FIFO(FIFO_it.DUT FIFOit);
9  localparam max_fifo_addr = $clog2(FIFOit.FIFO_DEPTH);
10 reg [FIFOit.FIFO_WIDTH-1:0] mem [FIFOit.FIFO_DEPTH-1:0];
11 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
12 reg [max_fifo_addr:0] count;
13 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
14     if (!FIFOit.rst_n) begin
15         wr_ptr <= 0;
16     end
17     else if (FIFOit.wr_en && count < FIFOit.FIFO_DEPTH) begin
18         mem[wr_ptr] <= FIFOit.data_in;
19         // FIFOit.wr_ack <= 1; // BUG HERE
20         wr_ptr <= wr_ptr + 1;
21     end
22     // BUG HERE
23     // else begin
24     //     FIFOit.wr_ack <= 0;
25     //     if (FIFOit.full & FIFOit.wr_en)
26     //         FIFOit.overflow <= 1;
27     //     else
28     //         FIFOit.overflow <= 0;
29     // end
30 end
31 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
32     if (!FIFOit.rst_n) begin
33         rd_ptr <= 0;
34     end
35     else if (FIFOit.rd_en && count != 0) begin
36         FIFOit.data_out <= mem[rd_ptr];
37         rd_ptr <= rd_ptr + 1;
38     end
39 end
40 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
41     if (!FIFOit.rst_n) begin
42         count <= 0;
43     end
44     else begin
45         if (((FIFOit.wr_en, FIFOit.rd_en) == 2'b10) && !FIFOit.full) ||
46             ((FIFOit.wr_en, FIFOit.rd_en) == 2'b11) && FIFOit.empty)) // Added the part for the note
47             count <= count + 1;
48         else if (((FIFOit.wr_en, FIFOit.rd_en) == 2'b01) && !FIFOit.empty) ||
49             ((FIFOit.wr_en, FIFOit.rd_en) == 2'b11) && FIFOit.full)) // Added the part for the note
50             count <= count - 1;
51     end
52 end
53 assign FIFOit.full = (count == FIFOit.FIFO_DEPTH)? 1 : 0;
54 assign FIFOit.empty = (count == 0)? 1 : 0;
55 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd_en)? 1 : 0;
56 // assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH-2)? 1 : 0; // BUG HERE
57 assign FIFOit.almostempty = (count == 1)? 1 : 0;
58 // Fixed bugs
59 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
60 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
61 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;

```

- Comment: All bugs are commented in the design snippet

Assertions:

```

8 module FIFO(FIFO_it,DUT FIFOit);
9
10 // Assertions
11 wr_count_assert: assert property (write_count)
12   else Error("Assertion failed: count did not increment when write correctly at time %0t, count = %0d, ex
13     $time, count, $past(count) + 1'b1);
14 rd_count_assert: assert property (read_count)
15   else Error("Assertion failed: count should remain the same when read and write, and not empty or full a
16     $time, count, $past(count));
17 rd_wr_count_empty_assert: assert property (read_write_count_empty)
18   else Error("Assertion failed: count did not increment when write, read and empty correctly at time %0t,
19     $time, count, $past(count) - 1'b1);
20 rd_wr_count_full_assert: assert property (read_write_count_full)
21   else Error("Assertion failed: count did not increment when write, read and full correctly at time %0t,
22     $time, count, $past(count) - 1'b1);
23 wr_ptr_assert: assert property (write_ptr)
24   else Error("Assertion failed: wr_ptr did not increment correctly at time %0t, wr_ptr = %0d, expected =
25     $time, wr_ptr, $past(wr_ptr) + 1'b1);
26 rd_ptr_assert: assert property (read_ptr)
27   else Error("Assertion failed: rd_ptr did not increment correctly at time %0t, rd_ptr = %0d, expected =
28     $time, rd_ptr, $past(rd_ptr) + 1'b1);
29
30 // Cover Assertions
31 wr_count_cover: cover property (write_count);
32 rd_count_cover: cover property (read_count);
33 rd_wr_count_cover: cover property (read_write_count);
34 rd_wr_count_empty_cover: cover property (read_write_count_empty);
35 rd_wr_count_full_cover: cover property (read_write_count_full);
36 wr_ptr_cover: cover property (write_ptr);
37 rd_ptr_cover: cover property (read_ptr);
38
39 always_comb begin
40   if(!FIFOit.rst_n)begin
41     rst_count_assert: assert final (count==0);
42     rst_count_cover: cover final (count==0);
43     rst_wr_ptr_assert: assert final (wr_ptr==0);
44     rst_wr_ptr_cover: cover final (wr_ptr==0);
45     rst_rd_ptr_assert: assert final (rd_ptr==0);
46     rst_rd_ptr_cover: cover final (rd_ptr==0);
47   end
48   if(count == FIFOit.FIFO_DEPTH) begin
49     full_assert: assert final (FIFOit.full);
50     full_cover: cover final (FIFOit.full);
51   end
52   if(count == 0) begin
53     empty_assert: assert final (FIFOit.empty);
54     empty_cover: cover final (FIFOit.empty);
55   end
56   if(count == 0 && FIFOit.rd_en) begin
57     underflow_assert: assert final (FIFOit.underflow);
58     underflow_cover: cover final (FIFOit.underflow);
59   end
60   if(count == FIFOit.FIFO_DEPTH && FIFOit.wr_en) begin
61     overflow_assert: assert final (FIFOit.overflow);
62     overflow_cover: cover final (FIFOit.overflow);
63   end
64   if(count == FIFOit.FIFO_DEPTH - 1) begin
65     almostfull_assert: assert final (FIFOit.almostfull);
66     almostfull_cover: cover final (FIFOit.almostfull);
67   end
68   if(count == 1) begin
69     almostempty_assert: assert final (FIFOit.almostempty);
70     almostempty_cover: cover final (FIFOit.almostempty);
71   end
72   if(count != FIFOit.FIFO_DEPTH && FIFOit.wr_en) begin
73     wr_ack_assert: assert final (FIFOit.wr_ack);
74     wr_ack_cover: cover final (FIFOit.wr_ack);
75   end
76 end
77
78 endmodule

```

Top Code:

```

1 module top;
2   bit clk;
3   always #5 clk = ~clk;
4   FIFO_it FIFOit (clk);
5   FIFO dut (FIFOit);
6   FIFO_test TEST (FIFOit);
7   FIFO_monitor monitor (FIFOit);
8 endmodule

```

Testbench Code:

```
1  import shared_pkg::*;
2  import FIFO_transaction_pkg::*;
3
4  module FIFO_test (
5      FIFO_it.TEST FIFOit
6  );
7      FIFO_transaction trans;
8
9      initial begin
10         trans = new();
11
12         // FIFO_1
13         assert_reset;
14
15         // FIFO_2
16         repeat (9999) begin
17             assert (trans.randomize());
18             FIFOit.data_in = trans.data_in;
19             FIFOit.wr_en   = trans.wr_en;
20             FIFOit.rd_en   = trans.rd_en;
21             FIFOit.rst_n   = trans.rst_n;
22             @(negedge FIFOit.clk);
23         end
24         shared_pkg::test_finished = 1;
25     end
26
27     task assert_reset;
28         FIFOit.rst_n = 0;
29         @(negedge FIFOit.clk);
30         FIFOit.rst_n = 1;
31     endtask
32 endmodule
```

Monitor Code:

```
1  import FIFO_transaction_pkg::*;
2  import FIFO_scoreboard_pkg::*;
3  import FIFO_coverage_pkg::*;
4  import shared_pkg::*;
5  module FIFO_monitor (FIFO_it.monitor FIFOit);
6      FIFO_transaction f_txn;
7      FIFO_scoreboard f_scoreboard = new();
8      FIFO_coverage f_coverage = new();
9      initial begin
10         f_txn = new();
11         forever begin
12             f_txn.data_in = FIFOit.data_in;
13             f_txn.wr_en = FIFOit.wr_en;
14             f_txn.rd_en = FIFOit.rd_en;
15             f_txn.rst_n = FIFOit.rst_n;
16             @(negedge FIFOit.clk);
17             f_txn.data_out = FIFOit.data_out;
18             f_txn.full = FIFOit.full;
19             f_txn.almostfull = FIFOit.almostfull;
20             f_txn.empty = FIFOit.empty;
21             f_txn.almostempty = FIFOit.almostempty;
22             f_txn.overflow = FIFOit.overflow;
23             f_txn.underflow = FIFOit.underflow;
24             f_txn.wr_ack = FIFOit.wr_ack;
25             @(posedge FIFOit.clk);
26
27             fork
28                 begin
29                     f_coverage.sample_data(f_txn);
30                 end
31
32                 begin
33                     f_scoreboard.check_data(f_txn);
34                 end
35             join
36
37             if (shared_pkg::test_finished) begin
38                 $display("-----Summary-----");
39                 $display("Test finished. Correct: %0d, Errors: %0d", correct_count, error_count);
40                 $stop;
41             end
42         end
43     end
44 endmodule
```

Interface Code:

```
1 interface FIFO_it (
2     input bit clk
3 );
4     parameter FIFO_WIDTH = 16;
5     parameter FIFO_DEPTH = 8;
6
7     // Input Signals
8     logic [FIFO_WIDTH-1:0] data_in;
9     logic rst_n, wr_en, rd_en;
10
11     // Output signals
12     logic [FIFO_WIDTH-1:0] data_out;
13     logic wr_ack, overflow;
14     logic full, empty, almostfull, almostempty, underflow;
15
16     modport DUT(
17         input clk, data_in, rst_n, wr_en, rd_en,
18         output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
19     );
20
21     modport TEST(
22         input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow,
23         output data_in, rst_n, wr_en, rd_en
24     );
25
26     modport monitor(
27         input clk, data_in, rst_n, wr_en, rd_en,
28         data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
29     );
30 endinterface
```

Coverage Code:

```
1 package FIFO_coverage_pkg;
2 import FIFO_transaction_pkg::*;
3 class FIFO_coverage;
4     FIFO_transaction F_cvgtxn;
5     covergroup cg_FIFO;
6         cp_wr_en: coverpoint F_cvgtxn.wr_en;
7         cp_rd_en: coverpoint F_cvgtxn.rd_en;
8         cp_wr_ack: coverpoint F_cvgtxn.wr_ack;
9         cp_overflow: coverpoint F_cvgtxn.overflow;
10        cp_full: coverpoint F_cvgtxn.full;
11        cp_empty: coverpoint F_cvgtxn.empty;
12        cp_almostfull: coverpoint F_cvgtxn.almostfull;
13        cp_almostempty: coverpoint F_cvgtxn.almostempty;
14        cp_underflow: coverpoint F_cvgtxn.underflow;
15
16        // Cross coverage
17        // Write Ack cross with ignored bins
18        cx_wr_ack: cross cp_wr_en, cp_rd_en, cp_wr_ack {
19            ignore_bins auto_wr_ack_0 = binsof(cp_wr_en) intersect (0) &&
20                binsof(cp_rd_en) intersect (1) &&
21                binsof(cp_wr_ack) intersect (1);
22            ignore_bins auto_wr_ack_1 = binsof(cp_wr_en) intersect (0) &&
23                binsof(cp_rd_en) intersect (0) &&
24                binsof(cp_wr_ack) intersect (1);
25            ignore_bins auto_wr_ack_2 = binsof(cp_wr_en) intersect (1) &&
26                binsof(cp_rd_en) intersect (1) &&
27                binsof(cp_wr_ack) intersect (0);
28        }
29        // Overflow cross with ignored bins
30        cx_overflow: cross cp_wr_en, cp_rd_en, cp_overflow {
31            ignore_bins auto_overflow_0 = binsof(cp_wr_en) intersect (0) &&
32                binsof(cp_rd_en) intersect (1) &&
33                binsof(cp_overflow) intersect (1);
34            ignore_bins auto_overflow_1 = binsof(cp_wr_en) intersect (0) &&
35                binsof(cp_rd_en) intersect (0) &&
36                binsof(cp_overflow) intersect (1);
37            ignore_bins auto_overflow_2 = binsof(cp_wr_en) intersect (1) &&
38                binsof(cp_rd_en) intersect (1) &&
39                binsof(cp_overflow) intersect (1);
40        }
41        // Full cross with ignored bins
42        cx_full: cross cp_wr_en, cp_rd_en, cp_full {
43            ignore_bins auto_full_0 = binsof(cp_wr_en) intersect (0) &&
44                binsof(cp_rd_en) intersect (1) &&
45                binsof(cp_full) intersect (1);
46            ignore_bins auto_full_1 = binsof(cp_wr_en) intersect (1) &&
47                binsof(cp_rd_en) intersect (1) &&
48                binsof(cp_full) intersect (1);
49        }
50        // Empty cross coverage
51        cx_empty: cross cp_wr_en, cp_rd_en, cp_empty;
52
53        // Almost full cross coverage
54        cx_almostfull: cross cp_wr_en, cp_rd_en, cp_almostfull;
55
56        // Almost empty cross coverage
57        cx_almostempty: cross cp_wr_en, cp_rd_en, cp_almostempty;
58
59        // Underflow cross with ignored bins
60        cx_underflow: cross cp_wr_en, cp_rd_en, cp_underflow {
61            ignore_bins auto_underflow_0 = binsof(cp_wr_en) intersect (1) &&
62                binsof(cp_rd_en) intersect (0) &&
63                binsof(cp_underflow) intersect (1);
64            ignore_bins auto_underflow_1 = binsof(cp_wr_en) intersect (0) &&
65                binsof(cp_rd_en) intersect (0) &&
66                binsof(cp_underflow) intersect (1);
67        }
68    endgroup: cg_FIFO
69
70    function new;
71        cg_FIFO = new;
72        cg_FIFO.start();
73    endfunction
74
75    function void sample_data(FIFO_transaction F_txn);
76        this.F_cvgtxn = F_txn;
77        cg_FIFO.sample();
78    endfunction
79 endclass
80 endpackage
```

Scoreboard Code:

```
1 package FIFO_scoreboard_pkg;
2 import FIFO_transaction_pkg::*;
3 import shared_pkg::*;
4
5 class FIFO_scoreboard #(
6     FIFO_WIDTH = 16,
7     FIFO_DEPTH = 8
8 );
9     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
10
11     bit [FIFO_WIDTH-1:0] data_out_ref;
12
13     bit [FIFO_WIDTH-1:0] fifo_mem[FIFO_DEPTH-1:0];
14
15     bit [max_fifo_addr-1:0] write_ptr, read_ptr;
16     bit [max_fifo_addr:0] count;
17
18     function void reference_model(FIFO_transaction trans_obj);
19         if (!trans_obj.rst_n) begin
20             read_ptr = 0;
21             write_ptr = 0;
22             count = 0;
23         end
24         else begin
25             if (trans_obj.rd_en && count != 0) begin
26                 data_out_ref = fifo_mem[read_ptr];
27                 read_ptr++;
28             end
29             if (trans_obj.wr_en && count != FIFO_DEPTH) begin
30                 fifo_mem[write_ptr] = trans_obj.data_in;
31                 write_ptr++;
32             end
33             if ((trans_obj.wr_en && !trans_obj.rd_en && count != FIFO_DEPTH) ||
34                 (trans_obj.wr_en && trans_obj.rd_en && count == 0)) begin
35                 count++;
36             end
37             if ((!trans_obj.wr_en && trans_obj.rd_en && count != 0) ||
38                 (trans_obj.wr_en && trans_obj.rd_en && count == FIFO_DEPTH)) begin
39                 count--;
40             end
41         end
42     endfunction
43
44     function void check_data(FIFO_transaction trans_obj);
45         reference_model(trans_obj);
```

```
1 package FIFO_scoreboard_pkg;
2 class FIFO_scoreboard #(
3     FIFO_WIDTH = 16,
4     FIFO_DEPTH = 8
5 );
6     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
7
8     bit [FIFO_WIDTH-1:0] data_out_ref;
9
10    bit [FIFO_WIDTH-1:0] fifo_mem[FIFO_DEPTH-1:0];
11
12    bit [max_fifo_addr-1:0] write_ptr, read_ptr;
13    bit [max_fifo_addr:0] count;
14
15    function void reference_model(FIFO_transaction trans_obj);
16        if (!trans_obj.rst_n) begin
17            read_ptr = 0;
18            write_ptr = 0;
19            count = 0;
20        end
21        else begin
22            if (trans_obj.rd_en && count != 0) begin
23                data_out_ref = fifo_mem[read_ptr];
24                read_ptr++;
25            end
26            if (trans_obj.wr_en && count != FIFO_DEPTH) begin
27                fifo_mem[write_ptr] = trans_obj.data_in;
28                write_ptr++;
29            end
30            if ((trans_obj.wr_en && !trans_obj.rd_en && count != FIFO_DEPTH) ||
31                (trans_obj.wr_en && trans_obj.rd_en && count == 0)) begin
32                count++;
33            end
34            if ((!trans_obj.wr_en && trans_obj.rd_en && count != 0) ||
35                (trans_obj.wr_en && trans_obj.rd_en && count == FIFO_DEPTH)) begin
36                count--;
37            end
38        end
39    endfunction
40
41    function void check_data(FIFO_transaction trans_obj);
42        reference_model(trans_obj);
43        if (trans_obj.data_out != data_out_ref) begin
44            $display("Error at time = %0t: data out mismatch: Expected = %0h, Got = %0h",
45                    $time, data_out_ref, trans_obj.data_out);
46            shared_pkg:error_count++;
47        end else begin
48            $display("Correct at time = %0t!", $time);
49            shared_pkg:correct_count++;
50        end
51    endfunction
52 endclass
53
54 endpackage
```

Transaction Code:

```
1  package FIFO_transaction_pkg;
2      parameter FIFO_WIDTH = 16;
3      class FIFO_transaction;
4          rand bit [FIFO_WIDTH-1:0] data_in;
5          rand bit rst_n, wr_en, rd_en;
6          bit [FIFO_WIDTH-1:0] data_out;
7          bit wr_ack, overflow;
8          bit full, empty, almostfull, almostempty, underflow;
9
10         int RD_EN_ON_DIST;
11         int WR_EN_ON_DIST;
12
13         function new(int RD_EN_ON_DIST = 30, int WR_EN_ON_DIST = 70);
14             this.RD_EN_ON_DIST = RD_EN_ON_DIST;
15             this.WR_EN_ON_DIST = WR_EN_ON_DIST;
16         endfunction
17
18         constraint reset_con {
19             rst_n dist {
20                 0 :/ 10,
21                 1 :/ 90
22             };
23         }
24
25         constraint wr_en_con {
26             wr_en dist {
27                 1 :/ WR_EN_ON_DIST,
28                 0 :/ (100 - WR_EN_ON_DIST)
29             };
30         }
31
32         constraint rd_en_con {
33             rd_en dist {
34                 1 :/ RD_EN_ON_DIST,
35                 0 :/ (100 - RD_EN_ON_DIST)
36             };
37         }
38     endclass
39 endpackage
```


Shared Package:

```
1  package shared_pkg;  
2      int error_count = 0;  
3      int correct_count = 0;  
4      bit test_finished;  
5  endpackage
```

src_file:

```
1  FIFO.sv  
2  shared_pkg.sv  
3  FIFO_transaction.sv  
4  FIFO_scoreboard.sv  
5  FIFO_coverage.sv  
6  FIFO_it.sv  
7  FIFO_test.sv  
8  FIFO_monitor.sv  
9  top.sv
```

Do File:

```
1  vlib work  
2  vlog -f src_files.list -mfcu +define+SIM +cover  
3  vsim -voptargs=+acc work.top -cover  
4  add wave /top/FIFOit/*  
5  coverage save fifocoveragereport.ucdb -onexit -du work.top  
6  run -all
```


Transcript before fixing bugs:

```
Transcript
# Error at time = 99795: data_out mismatch: Expected = 9fc2, Got = 1075
# Error at time = 99805: data_out mismatch: Expected = 9fc2, Got = 1075
# ** Error: Assertion error.
# Time: 99805 ns Scope: top.dut.almostfull_assert File: FIFO.sv Line: 151
# ** Error: Assertion error.
# Time: 99810 ns Scope: top.dut.wr_ack_assert File: FIFO.sv Line: 159
# ** Error: Assertion error.
# Time: 99810 ns Scope: top.dut.almostfull_assert File: FIFO.sv Line: 151
# Error at time = 99815: data_out mismatch: Expected = 69d9, Got = 5882
# ** Error: Assertion error.
# Time: 99815 ns Scope: top.dut.overflow_assert File: FIFO.sv Line: 147
# Error at time = 99825: data_out mismatch: Expected = 69d9, Got = 5882
# Error at time = 99835: data_out mismatch: Expected = 69d9, Got = 5882
# Error at time = 99845: data_out mismatch: Expected = 5d8, Got = cdf9
# ** Error: Assertion failed: count did not increment when write, read and full correctly at time 99845, count = 8, expected = 7
# Time: 99845 ns Started: 99835 ns Scope: top.dut.rd_wr_count_full_assert File: FIFO.sv Line: 105
# ** Error: Assertion error.
# Time: 99850 ns Scope: top.dut.overflow_assert File: FIFO.sv Line: 147
# Error at time = 99855: data_out mismatch: Expected = 5d8, Got = cdf9
# Error at time = 99865: data_out mismatch: Expected = 5d8, Got = cdf9
# ** Error: Assertion error.
# Time: 99870 ns Scope: top.dut.wr_ack_assert File: FIFO.sv Line: 159
# Error at time = 99875: data_out mismatch: Expected = 6e78, Got = c908
# ** Error: Assertion error.
# Time: 99880 ns Scope: top.dut.wr_ack_assert File: FIFO.sv Line: 159
# Error at time = 99885: data_out mismatch: Expected = 6e78, Got = c908
# Error at time = 99895: data_out mismatch: Expected = 6e78, Got = c908
# Error at time = 99905: data_out mismatch: Expected = 6e78, Got = c908
# Correct at time = 99915!
# ** Error: Assertion error.
# Time: 99920 ns Scope: top.dut.wr_ack_assert File: FIFO.sv Line: 159
# Correct at time = 99925!
# Correct at time = 99935!
# Correct at time = 99945!
# Correct at time = 99955!
# Correct at time = 99965!
# Correct at time = 99975!
# Correct at time = 99985!
# Correct at time = 99995!
# Correct at time = 100005!
# -----Summary-----
# Test finished. Correct: 8132, Errors: 1868
# ** Note: $stop : FIFO_monitor.sv(40)
# Time: 100005 ns Iteration: 1 Instance: /top/monitor
# Break in Module FIFO_monitor at FIFO_monitor.sv line 40
v$SIM2>
```

Transcript after fixing bugs:

```
# -----Summary-----
# Test finished. Correct: 10000, Errors: 0
# ** Note: $stop : FIFO_monitor.sv(40)
# Time: 100005 ns Iteration: 1 Instance: /top/monitor
```

Waveform:



Assertions:

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Pea
/top/dut/wr_count_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rd_count_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rd_wr_count_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rd_wr_count_empty_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rd_wr_count_full_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/wr_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rd_ptr_assert	Concurrent	SVA	on	0	1	-	0B	0B	
/top/dut/rst_count_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/rst_wr_ptr_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/rst_rd_ptr_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/full_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/empty_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/underflow_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/overflow_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/almostfull_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/almostempty_assert	Immediate	SVA	on	0	1	-	-	-	
/top/dut/wr_ack_assert	Immediate	SVA	on	0	1	-	-	-	
/top/TEST/#ublk#190244468#16/immed__17	Immediate	SVA	on	0	1	-	-	-	


Cover assertions:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Mer
/top/dut/wr_count_cover	SVA	✓	Off	3559	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rd_count_cover	SVA	✓	Off	614	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rd_wr_count_cover	SVA	✓	Off	1288	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rd_wr_count_empty_cover	SVA	✓	Off	268	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rd_wr_count_full_cover	SVA	✓	Off	205	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/wr_ptr_cover	SVA	✓	Off	5115	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rd_ptr_cover	SVA	✓	Off	2107	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rst_count_cover	SVA	✓	Off	953	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rst_wr_ptr_cover	SVA	✓	Off	953	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/rst_rd_ptr_cover	SVA	✓	Off	953	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/full_cover	SVA	✓	Off	993	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/empty_cover	SVA	✓	Off	2396	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/underflow_cover	SVA	✓	Off	828	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/overflow_cover	SVA	✓	Off	742	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/almostfull_cover	SVA	✓	Off	1466	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/almostempty_cover	SVA	✓	Off	2584	1	Unlimited	1	100%	██████████	✓	0	0	
/top/dut/wr_ack_cover	SVA	✓	Off	9872	1	Unlimited	1	100%	██████████	✓	0	0	

Functional Coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/FIFO_coverage_pkg/FIFO_coverage		100.00%							
TxPE cg_FIFO		100.00%	100	100.00...	██████████	✓		auto(1)	
CVP cg_FIFO::cp_wr_en		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_rd_en		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_wr_ack		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_overflow		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_full		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_empty		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_almostfull		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_almostempty		100.00%	100	100.00...	██████████	✓			
CVP cg_FIFO::cp_underflow		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_wr_ack		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_overflow		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_full		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_empty		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_almostfull		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_almostempty		100.00%	100	100.00...	██████████	✓			
CROSS cg_FIFO::cx_underflow		100.00%	100	100.00...	██████████	✓			


Statement Coverage:



```
Code Coverage Analysis
Statements - by instance (/top/dut)

FIFO.sv
13 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
15 wr_ptr <= 0;
18 mem[wr_ptr] <= FIFOit.data_in;
20 wr_ptr <= wr_ptr + 1;
31 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
33 rd_ptr <= 0;
36 FIFOit.data_out <= mem[rd_ptr];
37 rd_ptr <= rd_ptr + 1;
40 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
42 count <= 0;
47 count <= count + 1;
50 count <= count - 1;
53 assign FIFOit.full = (count == FIFOit.FIFO_DEPTH)? 1 : 0;
54 assign FIFOit.empty = (count == 0)? 1 : 0;
55 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd_en)? 1 : 0;
57 assign FIFOit.almostempty = (count == 1)? 1 : 0;
59 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
60 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
61 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;
```


Branch Coverage:



```
Code Coverage Analysis
Branches - by instance (/top/dut)

FIFO.sv
14 if (!FIFOit.rst_n) begin
17 else if (FIFOit.wr_en && count < FIFOit.FIFO_DEPTH) begin
32 if (!FIFOit.rst_n) begin
35 else if (FIFOit.rd_en && count != 0) begin
41 if (!FIFOit.rst_n) begin
44 else begin
45 if (((FIFOit.wr_en, FIFOit.rd_en) == 2'b10) && !FIFOit.full) ||
48 else if (((FIFOit.wr_en, FIFOit.rd_en) == 2'b01) && !FIFOit.empty) ||
53 assign FIFOit.full = (count == FIFOit.FIFO_DEPTH)? 1 : 0;
54 assign FIFOit.empty = (count == 0)? 1 : 0;
55 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd_en)? 1 : 0;
57 assign FIFOit.almostempty = (count == 1)? 1 : 0;
59 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
60 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
61 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;
```

Toggle Coverage:



```
Code Coverage Analysis
Toggles - by instance (/top/FIFOit)

sim:/top/FIFOit
almostempty
almostfull
clk
data_in
data_out
empty
full
overflow
rd_en
rst_n
underflow
wr_ack
wr_en
```