



Project

Submitted to: Eng. Kareem Waseem

Eng. Abdelrahman Sherif

Submitted by: Seif Eldin Ahmed Hassan

Verification Plan:

Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
FIFO_1	When the reset is asserted, the internal pointers, counters, overflow and underflow	Directed at the start of the simulation, then randomized with constraint that drive the reset to be off most of the simulation time	-	A checker in the scoreboard to check the internal signals and counter - Other signals are checked with assertions in the DUT module
FIFO_2	Verify the functionality of the FIFO with constrained randomization	Randomization in a repeat 9999 iterations with constraints on the reset to be off 90% of the time, write enable signal to be high 70% of the time, read enable signal to be active 30% of the time.	Cross coverage between signals write enable, read enable and each output control signals	A checker in the scoreboard to check the internal signals and counter - Other signals are checked with assertions in the DUT module

Design Code:

```
le FIFO(FIFO_it.DUT FIFOit);
 localparam max_fifo_addr = $clog2(FIFOit.FIFO_DEPTH);
reg [FIFOit.FIFO_WIDTH-1:0] mem [FIFOit.FIFO_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
    if (!FIFOit.rst_n) begin
     else if (FIFOit.wr_en && count < FIFOit.FIFO_DEPTH) begin
    mem[wr_ptr] <= FIFOit.data_in;
// FIFOit</pre>
       wr_ptr <= wr_ptr + 1;
 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
     if (!FIFOit.rst_n) begin
        FIFOit.data_out <= mem[rd_ptr];</pre>
 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
    if (!FIFOit.rst_n) begin
       if ((({FIFOit.wr_en, FIFOit.rd_en} == 2'b10) && !FIFOit.full) ||
  (({FIFOit.wr_en, FIFOit.rd_en} == 2'b11) && FIFOit.empty)) // Added the part for the note
          else if ((({FIFOit.wr_en, FIFOit.rd_en} == 2'b01) && !FIFOit.empty) ||
               count <= count - 1;</pre>
 assign FIFOit.full = (count == FIFOit.FIFO_DEPTH)? 1 : 0;
 assign FIFOit.empty = (count == 0)? 1 : 0;
 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd_en)? 1 : 0; // assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH-2)? 1 : 0; // BUG HERE
assign FIFOit.almostempty = (count == 1)? 1 : 0;
 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;
```

- Comment: All bugs are commented in the design snippet

Assertions:

```
| Section | Property wife_counts | Prope_counts | Prope_counts | Prope_counts | Prope_count
```

Top Code:

```
1 module top;
2 bit clk;
3 always #5 clk = ~clk;
4 FIFO_it FIFOit (clk);
5 FIFO dut (FIFOit);
6 FIFO_test TEST (FIFOit);
7 FIFO_monitor monitor (FIFOit);
8 endmodule
```

Testbench Code:

```
import shared pkg::*;
     import FIFO_transaction_pkg::*;
     module FIFO_test (
     FIFO_it.TEST FIFOit
      FIFO_transaction trans;
       initial begin
         trans = new();
11
         assert_reset;
         repeat (9999) begin
           assert (trans.randomize());
           FIFOit.data_in = trans.data_in;
           FIFOit.wr_en = trans.wr_en;
           FIFOit.rd_en = trans.rd_en;
           FIFOit.rst_n = trans.rst_n;
           @(negedge FIFOit.clk);
         shared_pkg::test_finished = 1;
       end
26
       task assert_reset;
         FIFOit.rst_n = 0;
         @(negedge FIFOit.clk);
         FIF0it.rst_n = 1;
       endtask
     endmodule
```

Monitor Code:

```
import FIFO_transaction_pkg::*;
     import FIFO_scoreboard_pkg::*;
     import FIFO_coverage_pkg::*;
     import shared_pkg::*;
     module FIFO_monitor (FIFO_it.monitor FIFOit);
         FIFO_transaction f_txn;
         FIFO_scoreboard f_scoreboard = new();
         FIFO_coverage f_coverage = new();
         initial begin
             f_txn = new();
             forever begin
                 f txn.data in = FIFOit.data in;
                f_txn.wr_en = FIFOit.wr_en;
                f_txn.rd_en = FIF0it.rd_en;
                 f_txn.rst_n = FIF0it.rst_n;
                @(negedge FIFOit.clk);
                f_txn.data_out = FIFOit.data_out;
                f_txn.full = FIFOit.full;
                f_txn.almostfull = FIFOit.almostfull;
                f_txn.empty = FIFOit.empty;
                f_txn.almostempty = FIFOit.almostempty;
                f_txn.overflow = FIFOit.overflow;
                 f_txn.underflow = FIFOit.underflow;
                 f_txn.wr_ack = FIFOit.wr_ack;
                @(posedge FIFOit.clk);
                 fork
                    begin
                        f_coverage.sample_data(f_txn);
                    end
                        f_scoreboard.check_data(f_txn);
                 join
                 if (shared_pkg::test_finished) begin
                    $display("-----");
                    $display("Test finished. Correct: %0d, Errors: %0d", correct_count, error_count);
                 end
         end
      endmodule
44
```

Interface Code:

```
input bit clk
 parameter FIFO_WIDTH = 16;
 parameter FIFO DEPTH = 8;
 logic [FIFO_WIDTH-1:0] data_in;
 logic rst_n, wr_en, rd_en;
 logic [FIFO_WIDTH-1:0] data_out;
 logic wr_ack, overflow;
 logic full, empty, almostfull, almostempty, underflow;
 modport DUT(
     input clk, data_in, rst_n, wr_en, rd_en,
     output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
    input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow,
     output data_in, rst_n, wr_en, rd_en
 modport monitor(
     input clk, data_in, rst_n, wr_en, rd_en,
     data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
endinterface
```

Coverage Code:

```
| package FID_converge_ning|
| state FID_converge_ning|
| state FID_converge_ning|
| class FID_converge_ning|
| fill_converge_ning|
```

Scoreboard Code:

```
| Special Pint Control of the Contro
```

Transaction Code:

```
package FIFO transaction pkg;
       parameter FIFO WIDTH = 16;
       class FIFO transaction;
         rand bit [FIFO_WIDTH-1:0] data_in;
         rand bit rst n, wr en, rd en;
         bit [FIFO WIDTH-1:0] data out;
         bit wr_ack, overflow;
         bit full, empty, almostfull, almostempty, underflow;
         int RD EN ON DIST;
11
         int WR EN ON DIST;
         function new(int RD EN ON DIST = 30, int WR EN ON DIST = 70);
           this.RD_EN_ON_DIST = RD_EN_ON_DIST;
           this.WR EN ON DIST = WR EN ON DIST;
         endfunction
17
         constraint reset con {
           rst_n dist {
             0:/10,
             1:/90
           };
         constraint wr en con {
           wr_en dist {
            1 :/ WR EN ON DIST,
             0 :/ (100 - WR_EN_ON_DIST)
           };
         constraint rd en con {
           rd_en dist {
             1 :/ RD EN ON DIST,
             0 :/ (100 - RD EN ON DIST)
           };
       endclass
39
     endpackage
```

Shared Package:

src_file:

```
1 FIFO.sv
2 shared_pkg.sv
3 FIFO_transaction.sv
4 FIFO_scoreboard.sv
5 FIFO_coverage.sv
6 FIFO_it.sv
7 FIFO_test.sv
8 FIFO_monitor.sv
9 top.sv
```

Do File:

```
vlib work
vlog -f src_files.list -mfcu +define+SIM +cover
vsim -voptargs=+acc work.top -cover
add wave /top/FIFOit/*
coverage save fifocoveragereport.ucdb -onexit -du work.top
run -all
```

Transcript before fixing bugs:

```
From at time = 99795: data_out minantch: Expected = 9620, Ost = 1075

# Error at time = 99795: data_out minantch: Expected = 9620, Ost = 1075

# Error at time = 99795: data_out minantch: Expected = 9620, Ost = 1075

# Error at time = 99795: data_out minantch: Expected = 9620, Ost = 1075

# Error at time = 99795: data_out_minantch: Expected = 9620, Ost = 1075

# Error at time = 99795: data_out_minantch: Expected = 9620, Ost = 1075

# Error at time = 99815: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99815: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820


# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820

# Error at time = 99825: data_out_minantch: Expected = 6680, Ost = 9820


# Err
```

Transcript after fixing bugs:


Waveform:




Assertions:



Cover assertions:



Functional Coverage:



Statement Coverage:

```
Code Coverage Analysis =
Statements - by instance (/top/dut)
                                                                                                                     Statement
FIFO.sv
             13 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
             15 wr ptr <= 0;
             18 mem[wr_ptr] <= FIFOit.data_in;
             20 wr_ptr <= wr_ptr + 1;
             31 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
             33 rd ptr <= 0;
             36 FIFOit.data_out <= mem[rd_ptr];
             37 rd ptr <= rd ptr + 1;
             40 always @(posedge FIFOit.clk or negedge FIFOit.rst_n) begin
             42 count <= 0;
             47 count <= count + 1;
             50 count <= count - 1;
             53 assign FIFOit.full = (count == FIFOit.FIFO DEPTH)? 1:0;
             54 assign FIFOit.empty = (count == 0)? 1 : 0;
             55 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd_en)? 1 : 0;
             57 assign FIFOit.almostempty = (count == 1)? 1 : 0;
             59 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
             60 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
             61 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;
```

Branch Coverage:

```
(B) Code Coverage Analysis
Branches - by instance (/top/dut)
                                                                                                                      Branch
                                                                                                                                √ ×
FIFO.sv
             14 if (!FIFOit.rst_n) begin
             17 else if (FIFOit.wr_en && count < FIFOit.FIFO_DEPTH) begin
             32 if (!FIFOit.rst_n) begin
             35 else if (FIFOit.rd en && count != 0) begin
             41 if (!FIFOit.rst_n) begin
             44 else begin
                         ((({FIFOit.wr_en, FIFOit.rd_en} == 2'bl0) && !FIFOit.full) ||
             45 if
             48 else if ((({FIFOit.wr_en, FIFOit.rd_en} == 2'b01) && !FIFOit.empty) ||
             53 assign FIFOit.full = (count == FIFOit.FIFO DEPTH)? 1:0;
             54 assign FIFOit.empty = (count == 0)? 1 : 0;
             55 assign FIFOit.underflow = (FIFOit.empty && FIFOit.rd en)? 1 : 0;
             57 assign FIFOit.almostempty = (count == 1)? 1 : 0;
             59 assign FIFOit.wr_ack = ((count != FIFOit.FIFO_DEPTH) && FIFOit.wr_en)? 1 : 0;
             60 assign FIFOit.almostfull = (count == FIFOit.FIFO_DEPTH - 1)? 1 : 0;
             61 assign FIFOit.overflow = (FIFOit.full && FIFOit.wr_en)? 1 : 0;
```

Toggle Coverage:

```
T Code Coverage Analysis
Toggles - by instance (/top/FIFOit)
                                                                                                                                _ ✓ × E

☐ sim:/top/FIFOit

    -

✓ almostempty

√ almostfull

    √ clk
   data in
   ± ✓ data_out
    empty
    √ full
    ✓ overflow
    √ rd_en
     ✓ rst n

√ underflow

√ wr_ack

     ✓ wr_en
```