

Kernel Synchronization

Important Notice: Courseware - Legal

This courseware is both the product of the author and of freely available opensource and/or public domain materials. Wherever external material has been shown, it's source and ownership have been clearly attributed. We acknowledge all copyrights and trademarks of the respective owners.

The contents of the **courseware PDFs are considered proprietary** and thus cannot be copied or reproduced in any form whatsoever without the explicit written consent of the author.

Only the programs - **source code** and binaries (where applicable) - that form part of this courseware, and that are made available to the participant, are released under the terms of the <u>permissive MIT license</u>.

Under the terms of the MIT License, you can certainly use the source code provided here; you must just attribute the original source (author of this courseware and/or other copyright/trademark holders).

VERY IMPORTANT :: Before using this source(s) in your project(s), you *MUST* check with your organization's legal staff that it is appropriate to do so.

The courseware PDFs are *not* under the MIT License, they are to be kept confidential, non-distributable without consent, for your private internal use only.

The duration, contents, content matter, programs, etc. contained in this courseware and companion participant VM are subject to change at any point in time without prior notice to individual participants.

Care has been taken in the preparation of this material, but there is no warranty, expressed or implied of any kind, and we can assume no responsibility for any errors or omisions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

2000-2024 Kaiwan N Billimoria kaiwanTECH, Bangalore, India.

kaiwanTECH Linux OS Corporate Training Programs

Please do check out our current offering of world-class, seriously-valuable, high on returns, technical Linux OS corporate training programs here: http://bit.ly/ktcorp and https://kaiwantech.com.

k sync: 2 of 85

Table of Contents

Kernel Synchronization.	4
The Need for Atomicity	10
Causes of concurrency in the kernel	12
Deadlocks	13
Deadlock Prevention	15
Spinlocks and Mutexes	
Spin Locks Versus Mutexes	26
SIDEBAR - The Old Semaphore Interface	27
Semaphores Versus Mutexes	41
Specialized Locking	43
Atomic Operators	43
64-Bit Atomic Operations	44
Atomic Bit Operations	
Reader-Writer Locks	51
Sequence Locks	53
Per-CPU Variables	
RCU – Read Copy Update - lock-free kernel synchronization	61
How RCU Works – Explanation 01	
How RCU Works – Explanation 02	63
Memory Barriers	71
Lock Debugging	75
Appendix A:: Internal Implementation of Spinlock on the ARMv6 and above	
Appendix B: Internal Implementation of Spinlock on x86	85
CMPXCHG: Compare and Exchange	

Kernel Synchronization

What is a critical section

A **critical section** is code that:

- can run in parallel, concurrently, AND
- works upon shared writeable data (rw-) aka shared state

```
Eg 1.
pthread app:
   t1 t2 t3 ....
foo() {
  int x; /* local variable x: every thread has its own copy
of x
            x is NOT shared */
//---- t1
   x += 10;
printf("...");
//----- t2
t1-t2: isn't a critical section.
Eg 2.
a kernel module:
static int g;
static __init myinit(void) // init code
//---- t1
     q += 100;
```

```
pr_info(...);
//---- t2
}
```

t1-t2: isn't a critical section.

(Why? the 'init' or cleanup code paths cannot run in parallel, they run exactly once).

Eg 3. driver – as a module:

t1-t2: IS a critical sec; as we're working upon shared writable data in a possibly concurrent code path.

Ok, so you've identified a critical section of code; *congrats* !! Now, what do you do with it ?? This:

- guarantee serial execution; run alone
- and in addition, if in atomic context, run atomically

Run alone: how?

Use locking; mutex / spinlock / specialized locks...

OR

Use lock-free technologies...

Locking: prevents multiple threads from reading or writing the same shared data concurrently.

Atomic: indivisibly; must run to completion without interruption

atomic context:

- any kind of interrupt context
 - top half (hardirg/ISR)
 - bottom half tasklet / softirq
- process context holding a spinlock
- **Critical sections** are those regions of (kernel) code that can possibly run concurrently and work upon *shared writable data* ('shared state'); the critical section *must* run alone in a mutually exclusive fashion (serialized), and, at times (when in an atomic context), *atomically*, to prevent data corruption
 - 'Atomic' means runs to completion without interruption

Any code path that works upon any shared writable data (or shared state) and that can possibly run in parallel constitutes a **critical section** and thus requires protection from parallel access


• If two or more threads attempt to execute a critical section's code concurrently, it's a bug, a defect; this is often referred to as a "race condition", or data race

Background:

- The Linux Kernel Memory Model (LKMM): "Read the <u>documentation</u>, starting with <u>explanation.txt</u>. This documentation replaces most of the older <u>LWN series</u>."
- Regular memory accesses made via the C language are called *plain accesses*;
 f.e., x ++;
- The Linux kernel (to adhere to it's memory model, the LKMM) also provides special marked accesses; (via the READ_ONCE(), WRITE_ONCE() macros).
 Special as they're designed to be inherently atomic. F.e., WRITE_ONCE(x, 3);

[OPTIONAL/FYI] Deeper view: Data Races – a somewhat-formal definition

Src: <u>Data-race detection in the Linux kernel</u>, Marco Elver, Linux Plumbers Conference, Aug 2020



Src: Explanation of the Linux-Kernel Memory Consistency Model, section *PLAIN ACCESSES AND DATA RACES*

A "data race" occurs when there are two memory accesses such that:

- 1. they access the same location,
- 2. at least one of them is a store,
- at least one of them is plain,
- 4. they occur on different CPUs (or in different threads on the same CPU), and
- 5. they execute concurrently.

In the literature, two accesses are said to "conflict" if they satisfy 1 and 2 above. We'll go a little farther and say that two accesses are "race candidates" if they satisfy 1 - 4. Thus, whether or not two race candidates actually do race in a given execution depends on whether they are concurrent. ...

Above: an 'X' implies a data race, a tick implies there's none

 Why do we require marked accesses – via the READ_ONCE(), WRITE_ONCE() macros? They provide guarantees on performing reads/writes as per the Linux kernel memory model (the LKMM), atomically!

- They don't however, guarantee correct code ordering; for that, use memory barriers where appropriate.
- They "Prevent the compiler from merging or refetching reads or writes. The compiler is also forbidden from reordering successive instances of READ_ONCE and WRITE_ONCE, but only when the compiler is aware of some particular ordering. ..." [see include/asm-generic/rwonce.h]
- Why kernel code should use READ_ONCE and WRITE_ONCE for shared memory accesses: CAUTION! Don't blindly do this, especially for module / driver code. Plain accesses can be caught (f.e. by KCSAN the Kernel Concurrency Sanitizer (5.8 for X86-64, 5.17 for AArch64)), marked ones cannot!
- Related: Who's afraid of a big bad optimizing compiler?, LWN, July 2019
- Your job is to guarantee that these race conditions never occour; preventing concurrency where required within critical sections is called **synchronization**
- Code is never an issue (it's r-x after all), shared writable data is (as it's global and rw-)

Again, repeated for emphasis:

A critical section is code that must run as follows:

- Exclusively: alone (serialized); always true
- When in an *atomic* context: atomically: indivisibly, to completion, without interruption

The **only things guaranteed to be atomic** on a modern system:

- execution of a single machine language instruction
- operating upon an aligned data item whose size is <= the processor word size; these are atomic, i.e., you cannot do a partial or 'torn' read / write: [but see below!]
 - on a 64-bit processor: operating on a 64-bit quantity
 - on a 64-bit processor: operating on a 32-bit quantity
 - on a 32-bit processor: operating on a 32-bit quantity

Whereas this op can result in a partial or 'torn' read/write:

on a 32-bit processor: operating on a 64-bit quantity Thus, this is a critical section and must be protected!

NOTE! NOTE! NOTE!

Even this – *processor word size accesses are atomic* - can't be guaranteed nowadays with modern highly optimizing compilers!

(Load tearing, store tearing : where conceivably the compiler employs more than one instruction for a load / store. ...

<u>Here's</u> an example off the LKML (post by Will Deacon): the last line is key: Whilst these examples may be contrived, I do thing(think) they illustrate that we can't simply say "stores to aligned, word-sized pointers are atomic".).

References / deeper reading on these complex topics

- What is RCU, Prof Paul E. McKenney, IBM LTC, 2013: YouTube video (at IISc, Bangalore): a must-watch!
- The Linux Kernel Memory Model (LKMM): "Read the <u>documentation</u>, starting with <u>explanation.txt</u>. This documentation replaces most of the older <u>LWN</u> <u>series</u>."
- Book: <u>Is Parallel Programming Hard, And, If So, What Can You Do About It?</u> Paul E. McKenney (Release v2023.06.11a)
- The paper *What every systems programmer should know about concurrency* by Matt Kline, April 2020.

The Need for Atomicity

The Single Variable

Now, let's look at a specific computing example. Consider a simple shared resource, a single global integer, and a simple critical region, the operation of merely incrementing it:

i++;

This might translate into machine instructions to the computer's processor that resemble the following:

get the current value of i and copy it into a register add one to the value stored in the register write back to memory the new value of i

```
<<
An Experiment:
Take a small 'C' program:

static int i=41;
int main(int argc, char **argv)
{
    i ++;
    exit(0);
}</pre>
```

Will it be safe? Atomic? - Yes, if it compiles to exactly **one** machine language instruction only. It doesn't always do so!!!

Do see and experiment with https://godbolt.org/

Moral :: especially for unoptimized cases, a simple 'g ++' can certainly become more than one assembly/machine language instructions and is hence unsafe to use without locking!

Furthermore, we can't be simplistic and naive regarding these deeper issues! See this article, an eye-opener on compiler optimization: Who's afraid of a big bad optimizing compiler?, Jade Alglave, et al, LWN, July 2019.

Related: the fantastic <u>Kernel Concurrency Sanitizer (KCSAN)</u>, mainlined from 5.8!

Now, assume that there are two threads of execution, both enter this critical region, and the initial value of i is 7. The desired outcome is then similar to the following (with each row representing a unit of time):

```
        Thread 1
        Thread 2

        get i (7)
        —

        increment i (7 -> 8)
        —

        write back i (8)
        —

        get i (8)
        —

        ---
        increment i (8 -> 9)

        write back i (9)
```

As expected, 7 incremented twice is 9. A possible outcome, however, is the following:

```
        Thread 1
        Thread 2

        get i (7)
        get i (7)

        increment i (7 -> 8)
        —

        write back i (8)
        —

        write back i (8)
        —
```

If both threads of execution read the initial value of i before it is incremented, both threads increment and save the same value. As a result, the variable i contains the value 8 when, in fact, it should now contain 9. This is one of the simplest examples of a critical region.

```
(Above) Source: LKD3
```

... "The classic pedagogical example is your checking account. If two people are each independently trying to cash checks for \$100 that you wrote when your account contains just \$150, somehow the action of reading your balance to check for sufficient funds and then modifying your balance to withdraw the money has to be indivisible. Otherwise person A could check for sufficient funds, then person B could check, then person A gets their money, then person B, even though your account doesn't actually have of enough cash to cover both checks." ...

(Above) Source

FYI: from my *Linux Kernel Programming* book – extracts published in the *Open Source For You* magazine:

- Part 1: Kernel Synchronization, Chapter 12: Concepts the lock, Oct 2021
- Ch 6 'Kernel Internals Essentials Processes and Threads'; this extract falls
 under the sub-section 'Understanding Process and Interrupt Contexts', Aug
 2021

Causes of concurrency in the kernel

- 1. Hardware Interrupts asynchronous interrupts will interrupt the currently executing thread at virtually any time.
- 2. A task in the kernel sleeps; this essentially invokes the scheduler (directly or indirectly), which schedules another thread to run.
- 3. SMP: n threads could execute truly simultaneously on n CPUs on the same kernel code/data.
- 4. From the 2.6 kernel on, kernel preemption is possible one thread can preempt another (check with CONFIG PREEMPT *)

What the kernel developer has to realize and take care of is:

- It is considered a bug if an interrupt occours in critical section code and the interrupt handler (top or bottom half) executes code that operates on the same data.
- It is inviting race conditions if kernel code sleeps in a critical section.
- It is again a dangerous race condition if on an SMP system (which a kernel developer must always assume she is writing code for anyway), two or more threads can execute the same critical section kernel code.
- It is considered a bug if critical section kernel code can be preempted by another kernel task.

Knowing the above, a kernel developer can and must identify critical sections of code and take measures to protect against race conditions and data corruption. The difficulty lies not in the actual locking of code/data, it lies in the correct and complete identification of critical sections.

Kernel-space - what needs protection?

Essentially, any code path that works upon any shared writable data (or shared state) and that can possibly run in parallel constitutes a **critical section** and thus requires protection from parallel access.

Any and all **global and static data** in a piece of kernel code, that has any possibility of concurrent access, requires explicit protection.

Actually, it can be more than that: the list includes shared registers, shared memory, message queues/mailboxes of any sort.

Common Mistakes

1. Not recognizing critical sections: simple increments/decrements

(Experiment with a g ++ on <u>https://godbolt.org</u> to see why)

2. Not recognizing critical sections: Hey, I'm only reading it!

Trivial example: working upon – *even reading!* - a shared writable data structure's members without locking! Implies it can be possibly modified 'under you' while being read... thus the data can be inconsistent, corrupt, you can get 'dirty' or 'torn' reads, ...; it's just wrong.

For example:

```
foo()
{
    int x = gstruct->x +
    gstruct->y - 3;
    ...
    memcpy(gbuf, srcbuf, n);
    ...
}
bar()
{
    ...
    gstruct→x = a*myop1();
    gstruct→y = b + myop2();
    ...
    snprintf(gbuf, BUFSZ-1,
    "%s-0x%x\n", ...);
    ...
}
```

What if foo() and bar() run in parallel?

3. Causing deadlocks

Deadlocks

A *deadlock* is a condition involving one or more threads of execution and one or more resources, such that each thread is waiting for one of the resources, but all the resources are already held. The threads are all waiting for each other, but they will never make any progress toward releasing the resources that they already hold. Therefore, none of the threads can continue, which means we have a deadlock.

A good analogy is a four-way traffic stop. If each car at the stop decides to wait for the other cars before going, no car will ever go and we have a traffic deadlock.

The simplest example of a deadlock is the **self-deadlock**[4]: If a thread of execution attempts to acquire a lock it already holds, it has to wait for the lock to be released.

[4] Some kernels prevent this type of deadlock by having recursive locks. These are locks that a single thread of execution may acquire multiple times. Linux, thankfully, does not provide recursive locks. This is usually considered a good thing. Although recursive locks might alleviate the self-deadlock problem, they very readily lead to sloppy locking semantics.

But it will never release the lock, because it is busy waiting for the lock, and the result is deadlock:


```
acquire lock (attempt to) acquire lock, again wait for lock to become available
```

Similarly, consider n threads and n locks. If each thread holds a lock that the other thread wants, all threads block while waiting for their respective locks to become available. The most common example is with two threads and two locks, which is often called the **deadly embrace or the ABBA deadlock**:

```
Thread 1 ... acquire lock A acquire lock B ... try to acquire lock B waits for lock B waits for lock A
```

Each thread is waiting for the other and neither thread will ever release its original lock; therefore, neither lock will ever become available; the result: deadlock.

<< A particular case of a circular locking dependency >>



AB-BA Deadlock!

It's buggy: out-of-order locking!

Deadlocks can involve:

- a single thread trying to obtain the same mutex twice : self deadlock
- dozens of threads in a circle, all waiting for one another : circular deadlock

Deadlock Prevention

Prevention of deadlock scenarios is important. Although it is difficult to prove that code is free of deadlocks, it is possible to write deadlock-free code. A few simple rules go a long way:

- Lock ordering is vital. Nested locks must always be obtained in the same order. This prevents the deadly embrace deadlock. *Document* the lock ordering so others will follow it.
 - o (The order in which the locks are released doesn't really matter; *link*).
- Prevent starvation. Ask, does this code always finish? If *foo* does not occur, will *bar* wait forever?
- Do not double acquire the same lock.
- Complexity in your locking scheme invites deadlocks, so design for simplicity.

The first point is important, and worth stressing. If two or more locks are ever acquired at the same time, they must always be acquired in the same order. Let's assume you have the cat, dog, and fox lock that protect data structures of the same name. Now assume you have a function that needs to work on all three of these data structures simultaneously - perhaps to copy data between them. Whatever the case, the data structures require locking to ensure safe access. *If one function acquires the locks in the order cat, dog, and then fox, then every other function must obtain these locks (or a subset of them) in this same order.* For example, it is a potential deadlock (and hence a bug) to first obtain the fox lock, and then obtain the dog lock (because the dog lock must always be acquired prior to the fox lock).

--snip--

< <

Some examples of following the "aquire locks in the same order" rule in the Linux

k sync: 16 of 85

kernel: (note, we're not seeing the code, just the **important** fact that it's clearly documented) (ver 2.6.23):

```
Eq. 1:
kernel/sched/core.c [v5.15]:
--snip--
 * Serialization rules:
 * Lock order:
   p->pi lock
      rg->lock
         hrtimer cpu base->lock (hrtimer start() for bandwidth
controls)
 * rq1->lock
    rq2->lock where: rq1 < rq2
Eg. 2: virt/kvm/kvm_main.c
MODULE AUTHOR("Qumranet");
MODULE LICENSE("GPL");
/*
 * Ordering of locks:
         kvm->lock --> kvm->slots_lock --> kvm->irq_lock
 */
. . .
Eq. 3: mm/slub.c
 * Lock order:

    slab mutex (Global Mutex)

     2. node->list lock
     3. slab_lock(page) (Only on some arches and for debugging)
>>
```

Locking guidelines

Overall Summary

- 1. Try to avoid using locks
- 2. If you cannot:
 - I. Try to use lock-free technologies
 - a) per-cpu variables
 - b) RCU
 - II. Where you cannot:
 - III. Use normal locking
 - a) mutex: when critical section is long-ish, blocking (sleeping) required
 - b) spinlock: when working in any atomic context (like interrupt handling), when the critical section is short; must be non-blocking (no sleep allowed)
 - c) refcount_t for integer ops (atomic operators -older),
 - d) reader-writer locks (going out of favour).

Details

- Firstly, try your best to avoid locks. To do so:
 - Don't use shared writable data; well, easier said than done!
 - So you are using shared writable data, say within a global structure. Try to keep all / as many (of the integer) members as possible as atomic_t / refcount_t (covered later)
 - Take into account memory barriers (when required)
 - Use lock-free technologies!

Else, for the 'usual' cases:

- Lock order always take locks in the same order; document and follow
 - (the order of releasing the locks doesn't really matter; *link*)
- · Lock data, not code
 - Move towards fine(r) granularity locking, where possible
- Performance is affected by the length of the critical section;

- keep it short!
- Prevent Starvation
- · Keep it simple.

From my Hands-on System Programming with Linux book:

Multithreading with Pthreads Part II - Synchronization

Chapter 15

k sync: 18 of 85

Locking granularity

While working on an application, let's say there are several places which require data protection via locking—in other words, several critical sections:




Fig 9: Timeline with several critical sections

We have shown the critical sections (the places that, as we have learned, require synchronization—locking) with the solid red rectangles on the timeline. The developer might well realize, why not simplify this? Just take a single lock at time **t1** and unlock it at time **t6**:




Figure 10: Coarse granularity locking




Figure 11: Fine granularity locking

As we stated previously, a good rule of thumb to keep in mind is to lock data, not code.

Is super-fine granularity locking always best? Perhaps not; locking is a complex business. Practical work has shown that, sometimes,

- There's (much) more to the 'lock data, not code' point; at a deeper level, it means to *design* your locking schema by carefully looking at the data structure (or even the member within) you're protecting, specifying exactly how it will be protected against concurrent access; in effect, using a data-centric rather than a code-centric approach (where you more or less randomly sprinkle around some mutex or spinlocks in the code until it seems to 'work'. These ideas, and more, are delved into in this article by Daniel Vetter: *Locking Engineering Principles*, Daniel Vetter, July 2022: https://blog.ffwll.ch/2022/07/locking-engineering.html).
- It's not sufficient to only lock sections of code that write to shared writable data; even code that merely *reads* shared writable data is a critical section! Why? As not taking a lock over such code paths leaves a writer free to write to the shared data "under" you, the reader; in effect, data can change in any manner; you end up with "torn" or "dirty" reads!
- Refine your locks' granularity (coarse vs. fine-grained) evolving toward finer-grained locks as these help reduce bottlenecks that typically occour around a (especially highly-contended) lock.
- Start simple and grow in complexity only as needed. Simplicity is key.
- Making your code SMP-safe is not something that can be added as an afterthought. Proper synchronization - locking that is free of deadlocks, scalable, and clean - requires design decisions from start through finish. Whenever you write kernel code, whether it is a new system call or a rewritten driver, protecting data from concurrent access needs to be a primary concern. Provide sufficient protection for every scenario - SMP, kernel preemption, and so on - and rest

assured the data will be safe on any given machine and configuration.

<<

- We understand that we require locking for concurrent code paths that work on any kind of shared data
- However, it's really important to also understand that *locking* creates bottlenecks
- Good physical analogies, perhaps:
 - a funnel; the stem of the funnel is the critical section it's only wide enough to allow one thread at a time
 - a *single* toll booth on a busy highway



Image Source

>>

Concurrency in the Kernel

Much of the material below is from the text "Essential Linux Device Drivers" by Sreekrishnan Venkateshwaran, published by Prentice Hall (details below).

"Essential Linux Device Drivers"

Hardcover: 744 pages

• Author: Sreekrishnan Venkateswaran

Publisher: Prentice Hall PTR Open Source Software Development Series; 1 edition (April 6, 2008)

Language: EnglishISBN-10: 0132396556ISBN-13: 978-0132396554

Copyright (c) 2008 by Sreekrishnan Venkateshwaran.

This book is "Safari-enabled" and has been legally purchased. It's soft-copy form is used here solely as a training aid (adhering to the Open Publication License that this book is released under, see details below). To gain access to this material soft-copy, please purchase and register an account with http://safari.informit.com/ or purchase the (hard-copy) book, which grants a 45-day Safari account for this book. All copyrights for this material reserved by the author and publisher.

The book's licensing policy states the following: "This material may be distributed only subject to the terms and conditions set forth in the Open Publication License, v1.0 or later (the latest version is presently available at http://www.opencontent.org/openpub/)."

You might find additional notes (and/or examples, source code, program output, images, etc), that are appended as a teaching aid; these are << generally displayed within angle brackets as shown here. >>

With the arrival of multicore laptops, Symmetric Multi Processing (SMP) is no longer confined to the realm of hi-tech users. SMP and kernel preemption are scenarios that generate multiple threads of execution. These threads can simultaneously operate on shared kernel data structures. Because of this, accesses to such data structures have to be serialized.

Let's discuss the basics of protecting shared kernel resources from concurrent access. We start with a simple example and gradually introduce complexities such as interrupts, kernel preemption, and SMP.

Spinlocks and Mutexes


<< Instructor Note: Mention RML's rooms-with-people analogy... >>


A code area that accesses shared resources is called a critical section. Spinlocks and mutexes (short for mutual exclusion) are the two basic mechanisms used to protect critical sections in the kernel. Let's look at each in turn.

A spinlock ensures that only a single thread enters a critical section at a time. Any other thread that desires to enter the critical section has to remain spinning at the door until the first thread exits. Note that we use the term thread to refer to a thread of execution, rather than a kernel thread.

Spinlock *pseudocode* (it's not actually implemented like this of course):

```
while (locked);
```





Src: Mastering Linux Device Driver Development, John Madieu, Packt

The basic spinlock usage is as follows:
#include <linux/spinlock.h>
spinlock_t mylock;
spin_lock_init(&mylock); /* Initialize (to unlocked state) */

```
/* or use the macro:
   DEFINE_SPINLOCK (mylock);
   to declare and initialize (to the unlocked state) a spinlock.
*/

/* Acquire the spinlock. This is inexpensive if there
   * is no one inside the critical section. In the face of
   * contention, spinlock() has to busy-wait.
   */
spin_lock(&mylock);

/* ... Critical Section code ... */
spin_unlock(&mylock); /* Release the lock */
```

<< !CAREFUL!

- Larger projects pitfalls to look out for!
 - (especially early in development) be careful not to keep too few locks; performance suffers!
 - When there are hundreds and thousands of locks, *naming* the lock variable can become a headache
 - Kernel devs use the technique of making the lock variable a member of the data structure it protects!
 - Eg. in the task structure, *alloc lock* is a member of the structure:

```
/* Protection against (de-)allocation: mm, files,
fs, tty, keyrings, mems_allowed, mempolicy: */
spinlock_t alloc_lock;
```

• in the *file* structure:

```
struct file {
    union {
        ...
        /*
            * Protects f_ep_links, f_flags.
            * Must not be taken from IRQ context.
            */
            spinlock_t f_lock;
            enum rw_hint f_write_hint;
            ...
```

In contrast to spinlocks that put threads into a spin if they attempt to enter a busy critical section, mutexes put contending threads to sleep until it's their turn to occupy the critical section (by calling schedule_preempt_disabled()). Because it's a bad thing to consume processor cycles to spin, mutexes are more suitable than spinlocks to protect critical sections when the estimated wait time is long. In mutex terms, anything more than two context switches is considered long, because a mutex has to switch out the contending thread to sleep, and switch it back in when it's time to wake it up.

Basic mutex usage is as follows:

```
#include #include
```

Also, note that mutex_lock() puts the caller process context into an *uninterruptible sleep*; this is usually not required. The recommendation is to, as far as possible, use the

```
mutex_lock_interruptible(struct mutex *lock)
```

variant, which puts the calling process context into an interruptible sleep.

Correctly using the mutex lock

Typically, you can find very insightful comments within the kernel source tree. Here's a great one that neatly summarizes the rules you must follow to correctly use a mutex lock; please read this carefully:

Src: Linux Kernel Programming – Part 2


Mutex trylock

The trylock variant of the mutex lock is as follows:

```
int mutex_trylock(struct mutex *lock);
```

This API's return value signifies what transpired at runtime:

- A return value of 1 indicates that the lock has been successfully acquired.
- A return value of 0 indicates that the lock is currently contended (locked).



TIP: Though it might sound tempting to, do not attempt to use the mutex_trylock() API to figure out if a mutex lock is in a locked or unlocked state; this is inherently "racy".

Next, note that using this trylock variant in a highly contended lock path may well reduce your chances of acquiring the lock. The trylock variant has been traditionally used in deadlock prevention code that might need to back out of a certain lock order sequence and be retried via another sequence (ordering).

Spin Locks Versus Mutexes

In many cases, therefore, it's easy to decide whether to use a spinlock or a mutex:

- If the critical section needs to sleep, you have no choice but to use a mutex. It's illegal to schedule, preempt, or sleep on a wait queue (or any other way) after acquiring a spinlock.
- Because mutexes put the calling thread to sleep in the face of contention, you have no choice but to use spinlocks inside interrupt handlers (or any kind of softirq context).

Knowing when to use a spin lock versus a mutex (or semaphore) is important to writing optimal code. In many cases, however, there is little choice. Only a spin lock can be used in interrupt context, whereas only a mutex can be held while a task sleeps. The table below reviews the requirements that dictate which lock to use.

What to Use: Spin Locks Versus the Mutex lock

*	
Requirement	Recommended Lock
Low overhead locking	Spin lock is preferred.
Short lock hold time	Spin lock is preferred.
Long lock hold time	Mutex is preferred.
Need to lock from interrupt context	Spin lock is required.
Need to sleep while holding lock	Mutex is required.

SIDEBAR

A FAQ is: is there an *ordering* to how a mutex unlock is performed?

Background Info:

Visualize a scenario where several threads attempt to take a mutex lock more or less simultaneously. Of course, only one of them will aquire it (becoming the "winner" or "owner" of the mutex); the other "loser threads" will wait upon the unlock event by sleeping. Yes, that's fine.

But when the owner performs the unlock, *which* of the waiting threads will aquire the mutex lock becoming the next winner/owner?

The documentation states that all things being equal (peers as far as priorities, scheduling policy, etc is concerned), the selection of the new winner thread is arbitrary or random and we should not depend on a certain thread aquiring the lock.

Well, that's not the complete truth: in reality it is architecture dependant. The x86 port of Linux (on the mutex-aquire 'slowpath'), *queues* the "loser" threads in a FIFO fashion on what's essentially a linked list; threads desiring to take the mutex lock are queued onto this list in a FIFO fashion.

SIDEBAR - The Old Semaphore Interface

The mutex interface, which replaces the older semaphore interface, originated in the -rt tree and was merged into the mainline with the 2.6.16 kernel release. The semaphore interface is still around, however. Basic usage of the semaphore interface is as follows:

#include <asm/semaphore.h> /* Architecture dependent header */

/* Statically declare a semaphore. To dynamically

```
create a semaphore, use init_MUTEX() */
static DECLARE_MUTEX(mysem);

down(&mysem); /* Acquire the semaphore */

/* ... Critical Section code ... */
up(&mysem); /* Release the semaphore */

(Counting) Semaphores can be configured to allow a predetermined number of threads into the critical section simultaneously. However, semaphores that permit more than a single holder at a time are rarely used (i.e. binary semaphores are the norm).
```

<<

TIP: How to measure the time (in nanoseconds) taken to execute a piece of code:

```
u64 t1, t2;
t1 = ktime get real ns();
< code path to measure >
< ... code ... >
t2 = ktime get real ns();
delta = (t2 - t1)
To easily calculate the time (t2-t1):
Source (from my LKP book's GitHub repo)
#include <linux/jiffies.h>
#include <linux/ktime.h>
#define SHOW DELTA(later, earlier) do {
    if (time_after((unsigned long)later, (unsigned long)earlier)) { \
        s64 delta ns = ktime to ns(ktime sub(later, earlier));
        pr info("delta: %lld ns", delta ns);
        if (delta ns/1000 >= 1)
            pr info(" %lld us", delta_ns/1000);
        if (delta_ns/1000000 >= 1)
            pr info(" %lld ms", delta ns/1000000); \
    } else
        pr warn("SHOW DELTA(): *invalid* earlier > later?\n"); \
} while (0)
```

<< Pseudocode:

To illustrate the use of concurrency protection, let's start with a critical section (keep in mind that this entire discussion is for a critical section in *kernel* space) that is present only in process context and gradually introduce complexities in the following order:

- 1. Critical section present only in process context on a Uniprocessor (UP) box running a nonpreemptible kernel.
- 2. Critical section present in process and interrupt contexts on a UP machine running a nonpreemptible kernel.
- 3. Critical section present in process and interrupt contexts on a UP machine running a preemptible kernel.
- 4. Critical section present in process and interrupt contexts on an SMP machine running a preemptible kernel.

Case 1: Critical section present only in Process Context, UP Machine, No Preemption

This is the simplest case and needs no locking, so we won't discuss this further.

Case 2: Critical section present in Process and Interrupt Contexts, UP Machine, No Preemption

In this case, you need to only disable interrupts to protect the critical region. To see why, assume that A and B are process context threads, and C is an interrupt context thread, all vying to enter the same critical section.


t1: -----CRITICAL SECTION-----

t2: -----CRITICAL SECTION-----

memset(gbuf, ...);

```
spin_unlock(&slock);
}
RIGHT WAY!
rd func()
{
     spin_lock_irq(&slock);
     /* now all interrupts on local CPU are masked (blocked)! */
t1: -----CRITICAL SECTION-----
     << even h/w interrupts cannot preempt this code path; they're masked...>>
          foo1(gbuf, ...);
                          // KEEP IT SHORT !
          bar1(... gbuf ...);
t2: -----CRITICAL SECTION-----
     spin_unlock_irq(&slock);
     /* now all interrupts on local CPU are unmasked */
}
irq hdlr()
     spin_lock(&slock);
t1: -----CRITICAL SECTION-----
        memset(gbuf, ...);
t2: -----CRITICAL SECTION-----
     spin_unlock(&slock);
     schedule_tasklet(...);
}
```

A diagram to help explain the same:



>>

Because Thread C is executing in interrupt context and always runs to completion before yielding to Thread A or Thread B, it need not worry about protection. Thread A, for its part, need not be concerned about Thread B (and vice versa) because the kernel is not preemptible. Thus, Thread A and Thread B need to guard against only the possibility of Thread C stomping through the critical section while they are inside the same section. They achieve this by disabling interrupts prior to entering the critical section:

```
Point A:
   local_irq_disable();  /* Disable Interrupts in local CPU */
   /* ... Critical Section ... */
   local_irq_enable();  /* Enable Interrupts in local CPU */

<<
   Alternatively, to get the same behaviour as above using the spinlock API:

Point A:
   spin_lock_irq(&mylock);  /* disable local irq's & aquire the lock */
   /* ... Critical Section code ... */
   spin_unlock_irq(&mylock);  /* release the lock & enable local irq's */</pre>
```

>>

A Possible Problem

However, if interrupts were already disabled when execution reached Point A, local_irq_enable() creates the unpleasant side effect of reenabling interrupts, rather than restoring interrupt state.

<< Well, not exactly; see the section below:

```
Q. What exactly is saved in the flags parameter?
```

This can be fixed as follows:

```
unsigned long flags;
```

This works correctly irrespective of the interrupt state at Point A.

<<

Alternatively, to get the same behaviour as above using the spinlock API:

Point A:

Q. What exactly is saved in the flags parameter?

A. Saves the CPU state in an arch-specific manner; NOT the interrupt mask! For x86[-64], it saves the <u>EFLAGS (32-bit) / RFLAGS (64-bit) register</u> content, and the spin_unlock_irqrestore() restores it. Actually, on x86, it only saves the LSB 16-bits, the content that's called 'FLAGS' (see the Wikipedia link for details); this is what the PUSHF machine instruction does...

```
spin_lock_irqsave()
[ ... ... .. ]
   arch/x86/include/asm/irqflags.h:arch_local_save_flags()
```

Summary: What's saved in 'flags' when spin_lock_irqsave(&lock, flags) is invoked, (and later restored when the spin_unlock_irqrestore(&lock, flags) runs)?

The processor status word / state is saved:

- x86[-64]: content of the EFLAGS register (LSB 16 bits)
- ARM-32 : content of the <u>CPSR register</u>
- ARM64: content of the <u>DAIF register</u> ('Aarch64 has flags for masking: Debug, Asynchronous (serror), Interrupts and FIQ exceptions, in the 'daif' register ...')

>>

Documentation/spinlocks.txt - Linus

--snip--

The reasons you mustn't use these versions if you have interrupts that play with the spinlock is that you can get deadlocks:

where an interrupt tries to lock an already locked variable. This is ok if the other interrupt happens on another CPU, but it is <code>_not_</code> ok if the interrupt happens on the same CPU that already holds the lock, because the lock will obviously never be released (because the interrupt is waiting for the lock, and the lock-holder is interrupted by the interrupt and will not continue until the interrupt has been processed).

(This is also the reason why the irq-versions of the spinlocks only need to disable the _local_ interrupts - it's ok to use spinlocks in interrupts on other CPU's, because an interrupt on another CPU doesn't interrupt the CPU that holds the lock, so the lock-holder can continue and eventually releases the lock).
--snip--

Case 3: Critical section present in Process and Interrupt Contexts, UP Machine, Preemption

If preemption is enabled, mere disabling of interrupts won't protect your critical region from being trampled over. There is the possibility of multiple threads simultaneously entering the critical section in process context. Referring back to Figure 2.4 in this scenario, Thread A and Thread B now need to protect themselves against each other in addition to guarding against Thread C. The solution apparently, is to disable kernel preemption before the start of the critical section and reenable it at the end, in addition to disabling/reenabling interrupts. For this, Thread A and Thread B use the irq variant of

k sync: 33 of 85

```
spinlocks:
unsigned long flags;

Point A:
    /* Save interrupt state.
    * Disable interrupts - this implicitly disables preemption */
    spin_lock_irqsave(&mylock, flags);

/* ... Critical Section ... */

/* Restore interrupt state to what it was at Point A */
    spin_unlock_irqrestore(&mylock, flags);
```

Preemption state need not be explicitly restored to what it was at Point A because the kernel internally does that for you via a variable called the preemption counter. The counter gets incremented whenever preemption is disabled (using preempt_disable()) and gets decremented whenever preemption is enabled (using preempt_enable()). Preemption kicks in only if the counter value is zero.

Case 4: Critical section present in Process and Interrupt Contexts, SMP Machine, Preemption

Let's now assume that the critical section executes on an SMP machine. Your kernel has been configured with CONFIG SMP and CONFIG PREEMPT turned on.

In the scenarios discussed this far, spinlock primitives have done little more than enable/disable preemption and interrupts. The actual locking functionality has been compiled away. In the presence of SMP, the locking logic gets compiled in, and the spinlock primitives are rendered SMP-safe. The SMP-enabled semantics is as follows:

```
unsigned long flags;

Point A:
    /*
    - Save interrupt state on the local CPU
    - Disable interrupts on the local CPU. This implicitly disables preemption.
    - Lock the section to regulate access by other CPUs
    */
    spin_lock_irqsave(&mylock, flags);
    /* ... Critical Section ... */
    /*
```

```
    Restore interrupt state and preemption to what it was at Point A for the local CPU
    Release the lock
    */
    spin unlock irgrestore(&mylock, flags);
```

On SMP systems, only interrupts on the local CPU are disabled when a spinlock is acquired. So, a process context thread (say Thread A in Figure 2.4) might be running on one CPU, while an interrupt handler (say Thread C in Figure 2.4) is executing on another CPU. An interrupt handler on a nonlocal processor thus needs to spin-wait until the process context code on the local processor exits the critical section. The interrupt context code calls spin_lock()/spin_unlock() to do this:

```
spin_lock(&mylock);
/* ... Critical Section ... */
spin_unlock(&mylock);
```

<<

Additional Notes

Always check for sleeps inside atomic sections: do so by enabling this kernel config (under *Kernel Hacking / Lock Debugging*):

```
CONFIG DEBUG ATOMIC SLEEP:
```

If you say Y here, various routines which may sleep will become very noisy if they are called inside atomic sections: when a spinlock is held, inside an rcu read side critical section, inside preempt disabled sections, inside an interrupt, etc...


Also check out the *might_sleep()* macro!

```
Code view (6.1.8):
    include/linux/kernel.h
...
#ifdef CONFIG_DEBUG_ATOMIC_SLEEP
    extern void __might_resched(const char *file, int line, unsigned int offsets);
    extern void __might_sleep(const char *file, int line);
    extern void __cant_sleep(const char *file, int line, int preempt_offset);
```

k sync: 36 of 85

```
extern void cant migrate(const char *file, int line);
 * might sleep - annotation for functions that can sleep
* this macro will print a stack trace if it is executed in an atomic
* context (spinlock, irq-handler, ...). Additional sections where
blocking is
* not allowed can be annotated with non block start() and
non_block_end()
* pairs.
* This is a useful debugging help to be able to catch problems early
 * be bitten later when the calling function happens to sleep when it is
not
* supposed to.
*/
# define might sleep() \
        do { __might_sleep(__FILE__, __LINE__); might_resched(); } while
(0)
/**
* cant sleep - annotation for functions that cannot sleep
* this macro will print a stack trace if it is executed with preemption
enabled
 */
# define cant_sleep() \
        do { __cant_sleep(__FILE__, __LINE__, 0); } while (0)
>>
<<
UPDATE - Aug 2023
```

A screenshot from 'rtla timerlat: Debugging Real-time Linux Scheduling Latency - Daniel Bristot de Oliveira, Red Hat' presentation at EOSS, Prague, June 2023.



His **rtla* timerlat** tool found a large-ish latency (>52us) in a thread. Debugging it... notice how the objtool thread performed a write(); which lead to some cgroup code, which internally took a spinlock. Until it's released (the _raw_spin_unlock_irqrestore() seen in the call stack), all interrupts on the local core are masked, thus the timer IRQ can't run for a long while!

*rtla = real-time linux analysis toolset: https://docs.kernel.org/tools/rtla/index.html (code: tools/tracing/rtla). Seems to require a 5.17 or later kernel.

Article: *Linux scheduling latency debug and analysis*, *Daniel Bristot de Oliveira*, *June 2023*.

>>

```
Documentation/spinlocks.txt - Linus
Lesson 1: Spin locks
The most basic primitive for locking is spinlock.

static DEFINE_SPINLOCK(xxx_lock);
  unsigned long flags;

spin_lock_irqsave(&xxx_lock, flags);
<... critical section here ..>
```

k sync: 37 of 85

```
spin unlock irgrestore(&xxx lock, flags);
```

The above is always safe. It will disable interrupts _locally_, but the spinlock itself will guarantee the global lock, so it will guarantee that there is only one thread-of-control within the region(s) protected by that lock. This works well even under UP also, so the code does _not_ need to worry about UP vs SMP issues: the spinlocks work correctly under both.

```
--snip--
```

The above is usually pretty simple (you usually need and want only one spinlock for most things - using more than one spinlock can make things a lot more complex and even slower and is usually worth it only for sequences that you _know_ need to be split up: avoid it at all cost if you aren't sure).

This is really the only really hard part about spinlocks: once you start using spinlocks they tend to expand to areas you might not have noticed before, because you have to make sure the spinlocks correctly protect the shared data structures _everywhere_ they are used. The spinlocks are most easily added to places that are completely independent of other code (for example, internal driver data structures that nobody else ever touches).

NOTE! The spin-lock is safe only when you _also_ use the lock itself to do locking across CPU's, which implies that EVERYTHING that touches a shared variable has to agree about the spinlock they want to use.
--snip--

<<

An example of using *spin_[un|lock]* can be seen in the RealTek 8139C+ network driver's (*drivers/net/ethernet/realtek/8139cp.c*) *interrupt handler routine (ISR)*:

```
static irqreturn_t cp_interrupt (int irq, void *dev_instance)
{
    struct net_device *dev = dev_instance;
    struct cp_private *cp;
...
    cpw16(IntrStatus, status & ~cp_rx_intr_mask);

    spin_lock(&cp->lock);

    /* close possible race's with dev_close */
    if (unlikely(!netif_running(dev))) {
        cpw16(IntrMask, 0);
        spin_unlock(&cp->lock);
        return IRQ_HANDLED;
    }

    if (status & (RxOK | RxErr | RxEmpty | RxFIFOOvr))
        if (napi_schedule_prep(&cp->napi)) {
            cpw16_f(IntrMask, cp_norx_intr_mask);
            __napi_schedule(&cp->napi);
```

```
if (status & (TxOK | TxErr | TxEmpty | SWInt))
             cp tx(cp);
      if (status & LinkChg)
            mii check media(&cp->mii if, netif msg link(cp), false);
      spin unlock(&cp->lock);
}
and in the poll routine
      spin lock irgsave(&cp->lock, flags);
      napi complete(napi);
      cpw16 f(IntrMask, cp intr mask);
      spin unlock irgrestore(&cp->lock, flags);
>>
void spin_lock_bh(spinlock_t *lock) :
This variant is used to also disable execution of all bottom halves (until the
spin_unlock_bh() kicks in).
<<
```

Tips

- Browse through the kernel and driver codebase to see several examples of spinlock usage (eg.: RealTek RTL-8139 network driver *drivers/net/ethernet/realtek/8139cp.c*)
- A brief interesting explanation on the <u>implementation of spinlocks on ARM</u> processors.
- <u>Internal implementation of spinlocks on the x86</u> (possibly an old implementation).

>>

Semaphores Versus Mutexes

Mutexes and semaphores are similar. Having both in the kernel is confusing. Thankfully, the formula dictating which to use is quite simple: Unless one of mutex's additional con-

k sync: 39 of 85

straints prevent you from using them, prefer the new mutex type to semaphores. When writing new code, only specific, often low-level, uses need a semaphore. Start with a mutex and move to a semaphore only if you run into one of their constraints and have no other alternative.

SIDEBAR

A good example of seeing how the Linux kernel mainline tree is maintained (in this case, older or deprecated interfaces being removed in favour of the newer ones): the commit below shows how the older 'semaphore' kernel API/interfaces have been replaced by the newer 'mutex' interfaces (example below is on the lm70 temperature sensor device driver).

URL: http://git.kernel.org/?p=linux/kernel/git/torvalds/linux2.6.git;a=commitdiff;h=4bfe66048e97d29ab229519e9a821dbd4d929bd9

```
/pub/scm / linux/kernel/git/torvalds/linux-2.6.git / commitdiff
                   search:
summary | shortlog | log | commit | commitdiff | tree
<u>raw</u> (parent: <u>8de5770</u>)
hwmon: (lm70) Convert semaphore to mutex
Matthias Kaehlcke [Wed. 24 Oct 2007 12:59:09 +0000 (14:59 +0200)]
Signed-off-by: Matthias Kaehlcke <matthias.kaehlcke@gmail.com>
Acked-by: Jean Delvare <khali@linux-fr.org>
Signed-off-by: Mark M. Hoffman <mhoffman@lightlink.com>
drivers/hwmon/lm70.c
                              patch | blob | history
diff --git a/drivers/hwmon/lm70.c b/drivers/hwmon/lm70.c
index <u>dd36688</u>..<u>d435f00</u> 100644 (file)
--- a/<u>drivers/hwmon/lm70.c</u>
+++ b/drivers/hwmon/lm70.c
@ -31,14 +31,15 @
 #include <linux/err.h>
 #include <linux/sysfs.h>
 #include <linux/hwmon.h>
+#include linux/mutex.h>
 #include <linux/spi/spi.h>
-#include <asm/semaphore.h>
 #define DRVNAME
                                     "lm70"
 struct lm70 {
         struct device *hwmon dev;
         struct semaphore sem;
         struct mutex lock:
 };
```

```
/* sysfs hook function */
@@ <u>-51,7</u> <u>+52,7</u> @@ static ssize t lm70 sense temp(struct device *dev,
         s16 raw=0;
         struct lm70 *p lm70 = dev get drvdata(&spi->dev);
         if (down interruptible(&p lm70->sem))
         if (mutex lock interruptible(&p lm70->lock))
                   return -ERESTARTSYS;
@ -83.7 \pm 84.7 @ static ssize_t lm70_sense_temp(struct device *dev,
         val = ((int) raw/32) * 250;
         status = sprintf(buf, "%d\n", val); /* millidegrees Celsius */
 out:
         up(\&p lm70->sem);
         mutex unlock(&p lm70->lock);
         return status;
 }
@@ <u>-112,7</u> <u>+113,7</u> @@ static int devinit lm70 probe(struct spi device *spi)
         if (!p_lm70)
                   return -ENOMEM;
         init MUTEX(&p lm70->sem);
         mutex init(&p lm70->lock);
         /* sysfs hook */
         p lm70->hwmon dev = hwmon device register(&spi->dev);
Linus' kernel tree
                                                                    RSS Atom
```

<< Repeated for emphasis >>

Spin Locks Versus Mutexes

Knowing when to use a spin lock versus a mutex (or semaphore) is important to writing optimal code. In many cases, however, there is little choice. Only a spin lock can be used in interrupt context, whereas only a mutex can be held while a task sleeps. Table 10.8 reviews the requirements that dictate which lock to use.

What to Use: Spin Locks Versus Semaphores

Requirement	Recommended Lock		
Low overhead locking	Spin lock is preferred.		
Short lock hold time	Spin lock is preferred.		
Long lock hold time	Mutex is preferred.		
Need to lock from interrupt context	Spin lock is required.		
Need to sleep while holding lock	Mutex is required.		

Specialized Locking

The kernel has specialized locking primitives in its repertoire that help improve performance under specific conditions. Using a mutual-exclusion scheme tailored to your needs makes your code more powerful. Let's take a look at some of the specialized exclusion mechanisms.

Atomic Operators

<< Do see the discussion on the modern **refcount_t** operators after this!>>

Atomic operators are used to perform lightweight one-shot operations such as bumping counters, conditional increments, and setting bit positions. Atomic operations are guaranteed to be serialized and do not need locks for protection against concurrent access. The implementation of atomic operators is architecture-dependent.

You must declare your integer variable as atomic_t and initialize it with ATOMIC_INIT().

< <

Source: "Linux Kernel Development" by Robert Love, 2nd Ed., Novell Press >>

Table: Full Listing of Atomic Integer Operations 32-bit

Atomic Integer Operation	Description			
ATOMIC_INIT(int I)	At declaration, initialize an atomic_t to I			
<pre>int atomic_read(atomic_t *v)</pre>	Atomically read the integer value of v			
<pre>void atomic_set(atomic_t *v, int I)</pre>	Atomically set v equal to I			
<pre>void atomic_add(int i, atomic_t *v)</pre>	Atomically add i to v			
<pre>void atomic_sub(int i, atomic_t *v)</pre>	Atomically subtract i from v			
<pre>void atomic_inc(atomic_t *v)</pre>	Atomically add one to v			
<pre>void atomic_dec(atomic_t *v)</pre>	Atomically subtract one from v			
<pre>int atomic_sub_and_test(int i, atomic_t *v)</pre>	Atomically subtract i from v and return true if the result is zero; otherwise false			
<pre>int atomic_add_negative(int i, atomic_t *v)</pre>	Atomically add i to v and return true if the result is negative; otherwise false			
<pre>int atomic_dec_and_test(atomic_t *v)</pre>	Atomically decrement v by one and return true if zero; false otherwise			
<pre>int atomic_inc_and_test(atomic_t *v)</pre>	Atomically increment v by one and return			

true if the result is zero; false otherwise

Atomic operations eliminate the hassle of using locks to protect a single integer variable from concurrent access.

64-Bit Atomic Operations

With the rising prevalence of 64-bit architectures, it is no surprise that the Linux kernel developers augmented the 32-bit atomic_t type with a 64-bit variant, atomic64_t. For portability, the size of atomic_t cannot change between architectures, so atomic_t is 32-bit even on 64-bit architectures.

Instead, the atomic64_t type provides a 64-bit atomic integer that functions otherwise identical to its 32-bit brother. Usage is exactly the same, except that the usable range of the integer is 64, rather than 32, bits. Nearly all the classic 32-bit atomic operations are implemented in 64-bit variants; they are prefixed with atomic64 in lieu of atomic.

Table 10.2 is a full listing of the standard operations; some architectures implement more, but they are not portable. As with atomic_t, the atomic64_t type is just a simple wrapper around an integer, this type a long:

```
typedef struct {
   volatile long counter;
} atomic64_t;
```

Atomic Integer Methods: 64-bit

void atomic64 dec(atomic64 t *v)

Atomic Integer Operation

ATOMIC64_INIT(long i) long atomic64_read(atomic64_t *v) void atomic64_set(atomic64_t *v, int i) void atomic64_add(int i, atomic64_t *v) void atomic64_sub(int i, atomic64_t *v) void atomic64_inc(atomic64_t *v)

int atomic64 add negative(int i, atomic64 t *v)

int atomic64_sub_and_test(int i, atomic64_t *v)

 $long\ atomic64_add_return(int\ i,\ atomic64_t\ *v)$

long atomic64_sub_return(int i, atomic64_t *v)

Description

At declaration, initialize to i. Atomically read the integer value of v. Atomically set v equal to i. Atomically add i to v. Atomically subtract i from v. Atomically add one to v. Atomically subtract one from v. Atomically subtract i from v and return true if the result is zero; otherwise false. Atomically add i to v and return true if the result is negative; otherwise false. Atomically add i to v and return the result. Atomically subtract i from v and return the result.

k sync: 43 of 85

Linux Internals and Device Drivers	Linux Kernel Synchronization
long atomic64_inc_return(int i, atomic64_t *v)	Atomically increment v by one and return the result.
long atomic64_dec_return(int i, atomic64_t *v)	Atomically decrement v by one
<pre>int atomic64_dec_and_test(atomic64_t *v) int atomic64_inc_and_test(atomic64_t *v)</pre>	and return the result. Atomically decrement v by one and return true if zero; false otherwise. Atomically increment v by one and return true if the result is zero; false otherwise.

NOTE:-

Due to security concerns (with IoF: integer overflow / underflows), atomic_t is being slowly converted to refcount t in recent kernels. *Link*.

Extract from my Linux Kernel Programming book:

"…

From the 4.11 kernel, there is a newer and better set of interfaces christened the **refcount_t** APIs, meant for a kernel space object's reference counters. It *greatly improves the security posture* of the kernel (via much-improved Integer OverFlow (IoF) and Use After Free (UAF) protection as well as memory ordering guarantees, which the older atomic_t APIs lack). The refcount_t interfaces, like several other security technologies used on Linux, have their origins in work done by The PaX Team — https://pax.grsecurity.net/ (it was called PAX_REFCOUNT).

Having said that, the reality is that (as of the time of writing) the older atomic_t interfaces are still very much in use within the kernel core and drivers (they are slowly being converted, with the older atomic_t interfaces being moved to the newer refcount_t model and the API set). Thus, in this topic, we cover both, pointing out differences and mentioning which refcount_t API supersedes an atomic_t API wherever applicable. Think of the refcount_t interfaces as a variant of the (older) atomic_t interfaces, which are specialized toward reference counting.

A key difference between the atomic_t operators and the refcount_t ones is that the former works upon signed integers whereas the latter is essentially designed to **work upon only an unsigned int quantity**; more specifically, and this is important, it works only within a strictly specified range: **1 to UINT_MAX-1** (or [1..INT_MAX] when

k sync: 44 of 85

k sync: 45 of 85

!CONFIG_REFCOUNT_FULL). The kernel has a config option named CONFIG_REFCOUNT_FULL; if set, it performs a (slower and more thorough) "full" reference count validation. This is beneficial for security but can result in slightly degraded performance (the typical default is to keep this config turned off; it's the case with our x86_64 Ubuntu guest).

Attempting to set a refcount_t variable to 0 or negative, or to [U]INT_MAX or above, is impossible; this is good for preventing integer underflow/overflow issues and thus preventing the use-after-free class bug in many cases! (Well, it's not impossible; it results in a (noisy) warning being fired via the WARN() macro.) Think about it, refcount_t variables are meant to be used only for kernel object reference counting, nothing else."

Sample code from my LKP book(s).

<< From my *Linux Kernel Programming* book:

The following table shows how to declare and initialize an atomic_t and refcount_t variable, side by side so that you can compare and contrast them:

	(Older) atomic_t (32-bit only)	(Newer) refcount_t (both 32- and 64-bit)		
Header file to include	nux/atomic.h>	linux/refcount.h>		
initializa a		<pre>static refcount_t gb = REFCOUNT_INIT(1);</pre>		

Table 17.1 - The older atomic_t versus the newer refcount_t interfaces for reference counting: header and init

<< P.T.O. >>

Operation	(Older) atomic_t interface	(Newer) refcount_t interface [range: 0 to [U]INT_MAX]		
Header file to include	nux/atomic.h>	<pre><linux refcount.h=""></linux></pre>		
Declare and initialize a variable	static atomic_t v = ATOMIC_INIT(1);	<pre>static refcount_t v = REFCOUNT_INIT(1);</pre>		
Atomically read the current value of v	<pre>int atomic_read(atomic_t *v)</pre>	<pre>unsigned int refcount_read(const refcount_t *v)</pre>		
Atomically set v to the value i	<pre>void atomic_set(atomic_t *v, i)</pre>	<pre>void refcount_set(refcount_t *v, int i)</pre>		
Atomically increment the v value by 1	<pre>void atomic_inc(atomic_t *v)</pre>	<pre>void refcount_inc(refcount_t *v)</pre>		
Atomically decrement the v value by 1 kaiwan@	void atomic_dec(atomic_t *v)	<pre>void refcount_dec(refcount_t *v)</pre>		
Atomically add the value of i to v	<pre>void atomic_add(i, atomic_t *v)</pre>	<pre>void refcount_add(int i, refcount_t *v)</pre>		
Atomically subtract the value of i from v	<pre>void atomic_sub(i, atomic_t *v)</pre>	<pre>void refcount_sub(int i, refcount_t *v)</pre>		
Atomically add the value of i to v and return the result	to v and return the atomic_add_return(i, i, refcount t			
Atomically subtract the value of i from v and return the result	<pre>int atomic_sub_return(i, atomic_t *v)</pre>	<pre>bool refcount_sub_and_test(int i, refcount_t *r) (not a precise match; subtracts i from v and tests; returns true if resulting refcount is 0, else false.)</pre>		

Table 17.2 - The older atomic_t versus the newer refcount_t interfaces for reference counting: APIs

Atomic Bit Operations

The kernel also supports operators such as set_bit(), clear_bit(), and test_and_set_bit() to atomically engage in bit manipulations.

```
<<
```

Why?

In a driver, when performing an operation on a register (often, set/clear a bit), it is important to use this sequence:

Read Modify

Write

More on this:

regs:

```
basereg = ioremap(...);
```

Lets say the register is of 8-bit width:

Example 1:

Set the register's LSB to 1:

Right; to modify the register value:

- Read it's current value into a variable *tmp*
- Modify the *tmp* variable, to set the LSB
- Write *tmp* back to the register

This is called the **Read-Modify-Write** (RMW) sequence!

Example 2:

Clear the fifth bit in the register:

```
/* a register is shared writable data! a critical section; protect it!
spin lock(&lock);
tmp = ioread8(basereg+16);
                                      // R (Read)
tmp &= \sim(1<<5); // clear bit 5
                                           M (Modify
iowrite8(tmp, basereg+16); // <mark>W</mark> (Write)
spin_unlock(&lock);
- or, so much simpler -
clear bit(5, tmp);
<<
FYI: Explanation of tmp &= \sim (1 << 5); :
Let's say the current register content is
0xb9 (1011 1001)
         (^ with bit 5 highlighted in red)
Setup:
Isolate the bit to operate upon:
here, it's bit 5; doing
1 << 5
sets bit 5 (to 1) and all other bits to 0; so:
1 << 5 = 2^5 = 32 = 0010 0000 // remember, bit numbering starts at 0!
                          ^bit 5
Doing \sim(1 << 5) inverts the bits; so:
\sim(1 << 5) = 1101 1111 (= 0xdf)
Now perform masking, i.e., bitwise AND the register content with this as the mask; this
ensures that all bits retain their original value Except for bit 5 which Will be cleared (to
0)!
tmp = tmp \& \sim (1 << 5)
is the same as
tmp &= \sim (1 << 5)
So:
  0xb9
& 0xdf
               // the mask
```

& 1101 1111 // the mask

= 1001 1001 = 0x99

= 10**1**1 1001

k sync: 49 of 85

Bit 5 is now cleared while other bits retain their original value.

>>

Look at include/asm-<your-arch>/atomic.h for the atomic operators supported on your architecture.

<<

Linux Kernel Programming book extract:

RMW (Read Modify Write) atomic operators

• • •

Atomically set (set to 1) the nrth bit of p.			
Atomically clear (set to 0) the nrth bit of p.			
Atomically toggle the nrth bit of p.			
Atomically set the nrth bit of p returning the previous value (kerne API doc at https://www.kernel.org/doc/htmldocs/kernel-api/API-test-and-set-bit.html).			
Atomically clear the nrth bit of p returning the previous value.			
Atomically toggle the nrth bit of p returning the previous value.			

>>

Because the functions operate on a generic pointer, there is no equivalent of the atomic integer's atomic_t type. Instead, you can work with a pointer to whatever data you want. Consider an example:

Conveniently, nonatomic versions of all the bitwise functions are also provided. They behave identically to their atomic siblings, except they do not guarantee atomicity, and their names are prefixed with double underscores. For example, the nonatomic form of test_bit() is __test_bit(). If you do not require atomicity (say, for example, because a lock already protects your data), these variants of the bitwise functions might be faster.

Reader-Writer Locks

list: iterate searching ...

<<

Meant for the cases where the pattern of access to data where the reads occur much more often than writes, i.e., 'mostly-read' data patterns (an important, common occurrence!)

Eg. a global linked list ('gll') being iterated over, being searched (pseudo-code):

```
ptr pl ---> gll

for(....) {
    read_lock(&rdwrlock);
    if (pl->item == 'x') { // read on global!
        read_unlock...
        break;
     }
    next...
    read_unlock(&rdwrlock);
}
```

>>

Another specialized concurrency regulation mechanism is a reader-writer variant of

spinlocks. If the usage of a critical section is such that separate threads either read from or write to a shared data structure, but don't do both, these locks are a natural fit. Multiple reader threads are allowed inside a critical region simultaneously. Reader spinlocks are defined as follows:

```
rwlock_t myrwlock = RW_LOCK_UNLOCKED;
read_lock(&myrwlock);    /* Acquire reader lock */
/* ... Critical Region ... */
read_unlock(&myrwlock);    /* Release lock */
```

However, if a writer thread enters a critical section, other reader or writer threads are not allowed inside. To use writer spinlocks, you would write this:

```
rwlock_t myrwlock = RW_LOCK_UNLOCKED;
write_lock(&myrwlock);  /* Acquire writer lock */
/* ... Critical Region ... */
write unlock(&myrwlock);  /* Release lock */
```

Look at the IPX routing code present in <code>net/ipx/ipx_route.c</code> for a real-life example of a reader-writer spinlock. A reader-writer lock called <code>ipx_routes_lock</code> protects the IPX routing table from simultaneous access. Threads that need to look up the routing table to forward packets request reader locks. Threads that need to add or delete entries from the routing table acquire writer locks. This improves performance because there are usually far more instances of routing table lookups than routing table updates.

Like regular spinlocks, reader-writer locks also have corresponding irq variants - namely, read_lock_irqsave(), read_lock_irqrestore(), write_lock_irqsave(), and write_lock_irqrestore(). The semantics of these functions are similar to those of regular spinlocks.

Source : <u>Documentation/spinlocks.txt</u> – Linus --snip--

Lesson 2: reader-writer spinlocks.

If your data accesses have a very natural pattern where you usually tend to mostly read from the shared variables, the reader-writer locks (rw_lock) versions of the spinlocks are sometimes useful. They allow multiple readers to be in the same critical region at once, but if somebody wants to change the variables it has to get an exclusive write lock.

NOTE! reader-writer locks require more atomic memory operations than simple spinlocks. Unless the reader critical section is long, you are better off just using spinlocks.

--snip--

Also, you cannot "upgrade" a read-lock to a write-lock, so if you at _any_ time need to do any changes (even if you don't do it every time), you have to get the write-lock at the very beginning.

NOTE! We are working hard to remove reader-writer spinlocks in most cases, so please don't add a new one without consensus. (Instead, see *Documentation/RCU/rcu.txt* for complete information.)

<<

Also, from LDD3:

"Reader/writer locks can starve readers just as rwsems can. This behavior is rarely a problem; however, if there is enough lock contention to bring about starvation, performance is poor anyway."

>>

FAQ> So, what does one use in place of the traditional reader/writer lock? A> RCU! (see it further down).

Sequence Locks

Sequence locks or seqlocks, introduced in the 2.6 kernel, are reader-writer locks where writers are favored over readers. This is useful if write operations on a variable far outnumber read accesses. An example is the jiffies_64 variable discussed earlier in this chapter. Writer threads do not wait for readers who may be inside a critical section.

k sync: 53 of 85

Because of this, reader threads may discover that their entry inside a critical section has failed and may need to retry:

```
u64 get_jiffies_64(void) /* Defined in kernel/time.c */
{
  unsigned long seq;
  u64 ret;
  do {
    seq = read_seqbegin(&xtime_lock);
    ret = jiffies_64;
  } while (read_seqretry(&xtime_lock, seq));
  return ret;
}
```

Writers protect critical regions using write_seqlock() and write_sequnlock().

Lock-free Programming Techniques and Primitives

- What is RCU, Prof Paul E. McKenney; YouTube video (at IISc, Bangalore, 2013: https://www.youtube.com/watch?v=obDzjElRj9c&list=PLIII4QbmdBqH9-L1QOq6O5Yxt-YVjRsFZ)
- Excellent: *An Introduction to Lock-Free Programming*, Preshing on Programming blog, June 2012: https://preshing.com/20120612/an-introduction-to-lock-free-programming/

Per-CPU Variables

<<

Eg. on a system with 8 CPU cores, the per-CPU data item looks like this:

7	6	5	4	3	2	1	0
pcp data, cpu 7	pcp data, cpu 6	pcp data, cpu 5	pcp data, cpu 4				pcp data, cpu 0

>>

Source: Per-CPU variables and the realtime tree [LWN, Jon Corbet]

--snip--

Symmetric multiprocessing systems are nice in that they offer equal access to memory from all CPUs. But taking advantage of the feature is a guaranteed way to create a slow system. Shared data requires mutual exclusion to avoid concurrent access; that means locking and the associated bottlenecks.

Even in the absence of lock contention, simply moving cache lines between CPUs can wreck performance. The key to performance on SMP systems is minimizing the sharing of data, so it is not surprising that a great deal of scalability work in the kernel depends on the use of per-CPU data.

A per-CPU variable in the Linux kernel is actually an array with one instance of the variable for each processor. Each processor works with its own copy of the variable; this can be done with no locking, and with no worries about cache line bouncing.

<< <u>Image Source</u>

Multiple lanes: a good analogy;

- each lane is akin to a single CPU core's data item
- each vehicle on a lane is akin to a thread running on that core; it will access only it's lane (data item)!

>>

For example, some slab allocators maintain per-CPU lists of free objects and/or pages; these allow quick allocation and deallocation without the need for locking to exclude any other CPUs << also realize that the slab allocator API (*kmalloc* & friends) generally boils down to the Buddy System API (*get_free_pages* & friends); the buddy system allocator in turn uses pcp – per-cpu pagesets to perform allocation! >>. Without these per-CPU lists, memory allocation would scale poorly as the number of processors grows.



k sync: 54 of 85

<<

Source: LKD3

•••

Reasons for Using Per-CPU Data

There are several benefits to using per-CPU data. The first is the reduction in locking requirements. Depending on the semantics by which processors access the per-CPU data, you might not need any locking at all. Keep in mind that the "only this processor accesses this data" rule is only a programming convention. You need to ensure that the local processor accesses only its unique data. Nothing stops you from cheating.

Second, per-CPU data greatly reduces cache invalidation. This occurs as processors try to keep their caches in sync. If one processor manipulates data held in another processor's cache, that processor must flush or otherwise update its cache. Constant cache invalidation is called thrashing the cache and wreaks havoc on system performance. The use of per-CPU data keeps cache effects to a minimum because processors ideally access only their own data. The percpu interface cache-aligns all data to ensure that accessing one processor's data does not bring in another processor's data on the same cache line << thus alleviating false-sharing issues as well >>.

Consequently, the use of per-CPU data often removes (or at least minimizes) the need for locking. The only safety requirement for the use of per-CPU data is disabling kernel preemption, which is much cheaper than locking, and the interface does so automatically.

Per-CPU data can safely be used from either interrupt or process context.

•••

>>

<<

Example of per-CPU data usage within the kernel

Kernel network Rx path:


• The data structure used to queue incoming packets (along with housekeeping) is the *softnet data* structure

k sync: 55 of 85

• The softirq servicing the network receive path is the NET_RX_SOFTIRQ, the

code's here:
 net/core/dev.c:net_rx_action()

• Naive / low performance way: there's only 1 receive queue for all processor cores and all NICs; as it's global, we'll require to protect using, say, a spinlock. This can lead to heavy lock contention and dramtically reduced performance! (see diagram below)




Solution: the network receive softirq code sets up and employs a per-CPU instance of the softnet_data structures!

```
net/core/dev.c
/*
 * Device drivers call our routines to queue packets here.
We empty the
 * queue in the local softnet handler.
 */
DEFINE_PER_CPU_ALIGNED(struct softnet_data, softnet_data);
EXPORT_PER_CPU_SYMBOL(softnet_data);
...
```

The network receive softirq, NET_RX_SOFTIRQ, main function:

```
net/core/dev.c
static __latent_entropy void net_rx_action(struct
softirq_action *h)
{
    struct softnet_data *sd = this_cpu_ptr(&softnet_data);
}
```



>>

Safe access to per-CPU data requires a couple of constraints, though: the thread working with the data cannot be preempted and it cannot be migrated while it manipulates per-CPU variables. If the thread is preempted, the thread that replaces it could try to work with the same variable; migration to another CPU could cause confusion for fairly obvious reasons.

To avoid these hazards, access to per-CPU variables is normally bracketed with calls to <code>get_cpu_var()</code> and <code>put_cpu_var()</code>; the <code>get_cpu_var()</code> call, along with providing the address for the processor's version of the variable, <code>disables</code> preemption. << Also: <code>Disabling</code> kernel preemption, naturally disables migration as well. >>

So code which obtains a reference to a per-CPU data will not be scheduled out of the CPU until it releases that reference. Needless to say, any such code must be atomic.

```
<<
File : [3.10.24] :include/linux/percpu.h
29 #define get_cpu_var(var) (*({
30
       preempt disable();
31
        & get cpu var(var); }))
32
33 /*
34 * The weird & is necessary because sparse considers (void)
(var) to be
35 * a direct dereference of percpu variable (var).
36 */
37 #define put cpu var(var) do {
38
        (void)&(var);
                                        \
39
        preempt enable();
40 } while (0)
>>
```

The conflict with realtime operation should be obvious: in the realtime world, anything that disables preemption is a possible source of unwanted latency. Realtime developers want the highest-priority process to run at all times; they have little patience for waiting while a low-priority thread gets around to releasing a per-CPU variable reference. In the past, this problem has been worked around by protecting per-CPU variables with spinlocks. These locks keep the code preemptable, but they wreck the scalability that per-CPU variables were created to provide and complicate the code. It has been clear for some time that a different solution would need to be found.

```
--snip--
```

--snip--

The solution they came up with is surprisingly simple: whenever a process acquires a spinlock or obtains a CPU reference with $get_cpu()$, the scheduler will refrain from migrating that process to any other CPU. That process remains preemptable - code holding spinlocks can be preempted in the realtime world - but it will not be moved to another processor.

```
Another example of using PCPU within the kernel:

- the implementation of 'current' on the x86-64!

arch/x86/include/asm/current.h
...

struct task_struct;

DECLARE_PER_CPU(struct task_struct *, current_task);
```

k sync: 59 of 85

```
static __always_inline struct task_struct *get_current(void)
{
    return this_cpu_read_stable(current_task);
}
#define current get_current()
...
```

<< The scheduling code ensures that, upon any context switch or thread migration, the value of the per-cpu variable current task is kept up-to-date >>

Additional Resources

A brief introduction to per-cpu variables

SO:: How is percpu pointer implemented in kernel.

RCU – Read Copy Update - lock-free kernel synchronization

<<

The majority of implementations of lock-free data structures (at least within the Linux kernel) is performed via RCU. The reality is that RCU is routinely used in the modern Linux kernel to very efficiently protect two really important types of (read-mostly) data structures: arrays and linked lists (also includes array-of-lists types of structures like hash tables and radix trees). See the gory details within, as usual, the kernel documentation here:

Using RCU to Protect Read-Mostly Arrays: https://www.kernel.org/doc/Documentation/RCU/arrayRCU.txt

Using RCU to Protect Read-Mostly Linked Lists: https://www.kernel.org/doc/Documentation/RCU/listRCU.txt

The RCU implementation works by essentially having readers work upon shared data simultaneously without using locking, atomic operators, increments to a variable, or even (with the exception of the Alpha processor) memory barriers! Thus, in *mostly-read situations*, performance remains high – the main benefit of using RCU. *How does it work?*




Figure 1: The number of uses of the RCU API in Linux kernel code from 2002 to 2013.

How RCU Works – Explanation 01

A superb conceptual explanation of this complex topic – RCU – is provided by Ryan Eberhardt in his really good blog article *My First Kernel Module: A Debugging Nightmare*, Ryan Eberhardt, Nov 2020: https://reberhardt.com/blog/2020/11/18/my-first-kernel-module.html.

Please do read it.

Next, please see:

what is RCU Paul E. McKenney at IISc (Bangalore, 2013)] (https://www.youtube.com/watch?v=obDzjElRj9c&list=PLIII4QbmdBqH9-L1QOq6O5Yxt-YVjRsFZ)


How RCU Works – Explanation 02

We show the essential principles behind the working of RCU via a simple example; a (global) shared-writable data item (a structure, say) named **gx** is present and accessed in parallel in a *mostly-read* manner via it's address **gxp**; we want to protect it via RCU:


1. **(Time)** t1: Several reader threads – say, R1, R2, R3 – access gx in parallel (on separate CPU cores); to synchronize, they all call the rcu_read_lock() primitive; it's non-blocking and thus allows the readers to run in parallel!

Do note carefully though: RCU read-side critical sections, are, after all, *critical sections;* this implies that within this critical section (the code path between the rcu read lock() and the rcu read unlock()):

- No blocking calls can be made (just as with a spinlock's critical section).
 (FYI: <u>SRCU</u> (Sleepable RCU) does permit blocking within the critical section)
- Kernel preemption too is disabled, implying that once a thread context begins reading, it remains on the processor until the read is done.




2. **t2:** A writer thread (W1) comes along, intending to write to the global object **gx**. As the (read) access is protected via the rcu_read_lock(), the writer, understanding that RCU's being used, thus uses some appropriate RCU 'write' primitive to perform the desired operation (f.e., if the structure in question is a list, it might call *list_*_rcu()*; where * is one of *add/del/replace/...*). These routines internally make *a copy of the data item gx*; lets think of it as **gx_new** (and the pointer as **gxp_new**):



* $s_l() \mid s_u() : spin_{[un]lock()} pair; required to sync between writers!$

- 3. **t2:** The writer proceeds to modify gx_new; the 'old' readers continue to work upon (read) gx note there's no data race now!
- 4. **t3:** Once done writing, the writer atomically updates the original pointer **gxp** to the data item to now point to the *new* modified copy. It's key to note, though, that the current readers R1, R2, R3, *still see the pointer to the original data item* (it's not changed for them).




5. The writer must now destroy (free) the original old data item gx; but it cannot, until all the (earlier) readers finish their read operation!

(Doing a premature free would cause a subsequent UAF (Use After Free) bug! In fact, with RCU it's now christened a UAFBR (UAF by RCU) bug; bugs like these can lead to exploitable vulnerabilities, be careful! (The recent (June 2023)


<u>StackRot security issue</u> is based on precisely this)).

6. t4: The writer understands this; it must wait until all (early) readers complete before freeing the original data object. Note though, that a new reader(s), R4, can come along and begin reading the new copy, as that's what the pointer now references!)




7. **t5:** The writer waits by checking that all earlier readers cycle off the CPU (by their calling *schedule()* - note that the read-side critical section is non-preemptible, so they can't be preempted, they have to explicitly yield the CPU core they're on, which occurs when they call *schedule()*)...

The maximum period of time the writer waits for is called the RCU grace period; the red dotted line in angle brackets is the writer waiting period in this example. Note, though, that it can and does change – extends – as new readers enter the critical section (the range is 3 to 300 seconds). The maximum grace period is controlled via the kernel config CONFIG_RCU_CPU_STALL_TIMEOUT and is 60 seconds by default:



t5: all earlier readers (R1, R2, R3) complete; rcu_read_unock() and schedule() is called by all of them.

8. **t6:** Once the earlier readers (R1, R2, R3) complete (@t5), the writer destroys (frees) the original gx.



Done!

<<

BUG: this bug occurred to me when attempting to use <code>cond_resched()</code> when nested in an RCU lock sequence; this is as RCU read-side critical sections, are, after all, <code>critical sections</code> and are non-preemptible; no blocking calls can be made here (just as with a spinlock critical section). (Here, of course, <code>cond_resched()</code> can internally end up calling <code>schedule()!</code> - hence the BUG).

k sync: 65 of 85

```
osboxes kernel: BUG: sleeping function called from invalid context at /home/c2kp/Linux-Kernel-Programming_2E/ch6/foreach/prcs_showall/prcs_showall.c:79
osboxes kernel: in_atomic(): 0, irqs_disabled(): 0, non_block: 0, pid: 57719, name: insmod osboxes kernel: preempt_count: 0, expected: 0
 osboxes kernel: RCU nest depth: 1, expected: 0
 osboxes kernel: CPU: 3 PID: 57719 C
osboxes kernel: CPU: 3 PID: 57719 Comm: insmod Tainted: G W OE 6.1.11-lkp-kernel osboxes kernel: Hardware name: innotek GmbH VirtualBox/VirtualBox, BIOS VirtualBox 12/01/2006
 osboxes kernel: Call Trace:
 osboxes kernel: <TASK>
 osboxes kernel: dump_stack_lvl+0x49/0x63
osboxes kernel: ? _wake_up_klogd.part.0+0x18/0xa0
osboxes kernel: dump_stack+0x10/0x16
osboxes kernel: might_resched.cold+0xe3/0x11b
osboxes kernel: show_prcs_in_tasklist+0x160/0xfe3 [prcs_showall]
osboxes kernel: ? 0xfffffffc05ab000
 osboxes kernel: prcs_showall_init+0x21/0x1000 [prcs_showall]
 osboxes kernel: do_one_initcall+0x49/0x210
| ... |
The code (from my LKP_2E book):
    rcu read lock();
     for_each_process(p) {
           memset(tmp, 0, 128);
           get_task_struct(p); // take a reference to the task struct
           n = snprintf(tmp, 128, %-16s)8d|88d|87u|87u\n", p->comm,
                p->tgid, p->pid, [...] __kuid_val(p->cred->uid),
                   kuid val(p->cred->euid));
           put task struct(p); // release reference to the task struct
           numread += n;
           pr_info("%s", tmp);
           //cond_resched(); /* the FIX: DON'T call this when RCU nest
                                           depth >= 1 ; (it's 1 here) */
           total++;
     }
     rcu read unlock();
>>
Do read the superb detailed comments in include/linux/rcupdate.h [link]!
/*
 * So where is rcu write lock()? It does not exist, as there is no
 * way for writers to lock out RCU readers. This is a feature, not
 * a bug -- this property is what provides RCU's performance benefits.
 * Of course, writers must coordinate with each other. The normal
 * spinlock primitives work well for this, but any other technique may
 * used as well. RCU does not care how the writers keep out of each
 * others' way, as long as they do so.
 */
```

k sync: 66 of 85

. . .

Simple, good example of using RCU within a kernel module with a list (representing books in a library): https://github.com/jinb-park/rcu example

From my *Linux Kernel Debugging* book:

RCU and RCU CPU stalls

The Linux kernel's Read-Copy-Update (RCU) infrastructure is a powerful way to perform lock-free work within the kernel. It's important to realize that, similar to hard lockup, warnings can occur due to RCU CPU stalls as well. The RCU_CPU_STALL_TIMEOUT kernel config determines the RCU grace period. On 5.10, it's 60 seconds by default, with a range of 3 to 300. If the RCU grace period exceeds the number of seconds specified by this config, a CPU RCU stall warning is emitted, with the possibility of more occurring when the problem persists. ...

. . .

The official kernel documentation, <u>Using RCU's CPU Stall Detector</u>, mentions the several causes that can result in an RCU CPU stall warning. Among them is looping on a CPU for a long while with interrupts, preemption, or bottom halves disabled (there are many more reasons; do look up the kernel documentation). That's why we got into RCU CPU stalls here. Among the conditions that make them occur is the one we're dealing with – disabling interrupts for a long while!

...

```
(On 6.1.25):
kernel/rcu/Kconfig
...

config SRCU
   bool
   help
    This option selects the sleepable version of RCU. This version
    permits arbitrary sleeping or blocking within RCU read-side
critical
    sections.
...
config RCU_BOOST
   bool "Enable RCU priority boosting"
```

depends on (RT_MUTEXES && PREEMPT_RCU && RCU_EXPERT) || PREEMPT_RT
default y if PREEMPT_RT
help

This option boosts the priority of preempted RCU readers that block the current preemptible RCU grace period for too long. This option also prevents heavy loads from blocking RCU callback invocation.

Say Y here if you are working with real-time apps or heavy loads Say N here if you are unsure.

•••

Recent! July 2023

The StackRot exploit vector

Vuln

StackRot (CVE-2023-3269): Linux kernel privilege escalation vulnerability Ruihan Li, July 2023

... Previously, the VMAs were managed using red-black trees. However, starting from Linux kernel version 6.1, the migration to maple trees took place. <u>Maple trees</u> **are RCU-safe** B-tree data structures optimized for storing non-overlapping ranges. Nonetheless, their intricate nature adds complexity to the codebase and introduces the StackRot vulnerability. ...

However, pointers to the old node may have already been fetched, leading to a use-after-free bug when attempting subsequent access to it. ...

The fix by Linus:

<u>Merge branch 'expand-stack'</u> patch series (applied on 6.5, and subsequently back-ported to stable kernels (<u>6.1.37</u>, <u>6.3.11</u>, and <u>6.4.1</u>), effectively resolving the "Stack Rot" bug on July 1st.

"This modifies our user mode stack expansion code to always take the mmap_lock for writing before modifying the VM layout. ... "

From *Documentation/RCU/whatisRCU.txt*

Please note that the "What is RCU?" LWN series is an excellent place to start learning about RCU:

- 1. What is RCU, Fundamentally? http://lwn.net/Articles/262464/
- 2. What is RCU? Part 2: Usage http://lwn.net/Articles/263130/

k sync: 68 of 85

 RCU part 3: the RCU API
 The RCU API, 2010 Edition
 http://lwn.net/Articles/264090/ http://lwn.net/Articles/418853/

...

Do see: https://www.kernel.org/doc/Documentation/RCU/rcu.txt

RCU Configuration for Real-Time Systems

Unreliable Guide to Locking, Rusty Rusell (a bit old, but good).

Memory Barriers

Ref:

Memory Barriers Are Like Source Control Operations, Preshing on Programming blog, July 2012: https://preshing.com/20120710/memory-barriers-are-like-source-control-operations/

Many processors and compilers reorder instructions to achieve optimal execution speeds. The reordering is done such that the new instruction stream is semantically equivalent to the original one.

However, if you are, for example, writing to memory mapped registers on an I/O device, instruction reordering can generate unexpected side effects. To prevent the processor from reordering instructions, you can insert a barrier in your code. The wmb() function inserts a road block that prevents writes from moving through it, rmb() provides a read barricade that disallows reads from crossing it, and mb() results in a read-write barrier.

<<

Src: Is Parallel Programming Hard, And, If So, What Can You Do About It? Paul E. McKenney (Release v2023.06.11a):

. .

Consider the following simple lock-based critical section:

```
1 spin_lock(&mylock);
2 a = a + 1;
3 spin unlock(&mylock);
```

If the CPU were not constrained to execute these statements in the order shown, the effect would be that the variable "a" would be incremented without the protection of "mylock", which would certainly defeat the purpose of acquiring it. To prevent such destructive reordering, locking primitives contain either explicit or implicit memory barriers. Because the whole purpose of these memory barriers is to prevent reorderings that the CPU would otherwise undertake in order to increase performance, memory barriers almost always reduce performance, ...



Figure 3.7: CPU Meets a Memory Barrier

>>

<<

Memory barriers are also used as a (portable) way to defeat cache-coherency issues; inserting memory-barriers can ensure that pending memory writes have actually been written to main memory before proceeding. (More below)...

>>

In addition to the CPU-to-hardware interactions referred to previously, memory barriers are also relevant for CPU-to-CPU interactions on SMP systems. If your CPU's data cache is operating in write-back mode (in which data is not copied from cache to memory until it's absolutely necessary), you might want to stall the instruction stream until the cache-to-memory queue is drained. This is relevant, for example, when you encounter instructions that acquire or release locks. Barriers are used in this scenario to obtain a consistent perception across CPUs.

We revisit memory barriers when we discuss PCI drivers in Chapter 10 and flash map drivers in Chapter 17. In the meanwhile, stop by *Documentation/memory-barriers.txt* for an explanation of different kinds of memory barriers.

```
<<
RCU and Memory Barriers ...
```

Src: What is RCU, Fundamentally?, Paul E. McKenney, Walpole, LWN, Dec 2007

```
1 struct foo {
2   int a;
3   int b;
4   int c;
5 };
6 struct foo *gp = NULL;
7
8 /* . . . */
9
10 p = kmalloc(sizeof(*p), GFP_KERNEL);
11 p->a = 1;
12 p->b = 2;
13 p->c = 3;
14 gp = p;
```

Unfortunately, there is nothing forcing the compiler and CPU to execute the last four assignment statements in order. If the assignment to gp happens before the initialization of p's fields, then concurrent readers could see the uninitialized values << resulting in a UMR – Uninitialized Memory Read – bug! >>. Memory barriers are required to keep things ordered, but memory barriers are notoriously difficult to use. We therefore encapsulate them into a primitive rcu_assign_pointer() that has publication semantics. The last four lines would then be as follows:

```
1 p->a = 1;
2 p->b = 2;
3 p->c = 3;
4 rcu_assign_pointer(gp, p);
```

The rcu_assign_pointer() would *publish* the new structure, forcing both the compiler and the CPU to execute the assignment to gp *after* the assignments to the fields referenced by p.

>>

<<

EXAMPLES of memory barrier usage

k sync: 72 of 85

From Documentation/DMA-API-HOWTO.txt:

IMPORTANT: Consistent DMA memory does not preclude the usage of proper memory barriers. The CPU may reorder stores to consistent memory just as it may normal memory. Example: if it is important for the device to see the first word of a descriptor updated before the second, you must do something like:

```
desc->word0 = address;
wmb();
desc->word1 = DESC VALID;
```

in order to get correct behavior on all platforms.

<< Source

. . .

>>

All latest processors use an Out-Of-Order execution pipeline. What this simply means is that if current instruction has completed execution, it does not mean that the previous instruction has completed execution. As, the order in which the instructions are processed depends on the several factors like execution unit availability etc.. This is done for performance gain.

When implementing spin_locks() one needs to ensure this does not come in our way. We need to ensure that the previous lock holder is completely out of the critical section. So, we use these barrier instructions, which are again processor specific instructions which ensures that all the instructions before the barrier is completed.

... >>

//

An example of using a memory barrier across SMP shows up in the scheduling code: *kernel/sched.c*

```
--snip--
/*
 * resched_task - mark a task 'to be rescheduled now'.
 * On UP this means the setting of the need_resched flag, on SMP it might also involve a cross-CPU call to trigger the scheduler on the target CPU.
 */
#ifdef CONFIG_SMP
#ifndef tsk_is_polling
```

```
#define tsk_is_polling(t) test_tsk_thread_flag(t, TIF POLLING NRFLAG)
#endif
static void resched task(struct task struct *p)
{
    int cpu;
    assert raw spin locked(&task rq(p)->lock);
    if (test tsk need resched(p))
        return;
    set tsk need resched(p);
    cpu = task cpu(p);
    if (cpu == smp processor id())
        return;
    /* NEED RESCHED must be visible before we test polling */
    smp mb(\overline{)};
                                   << the memory barrier >>
    if (!tsk is polling(p))
        smp send reschedule(cpu);
--snip--
>>
FYI
```

<u>In what situations might I need to insert memory barrier instructions?</u> [ARM-specific] Information on memory barriers from <u>Wikipedia</u>.

Lock Debugging

Concurrency-related problems are generally hard to debug because they are usually difficult to reproduce. It's a good idea to enable SMP (CONFIG_SMP) and preemption (CONFIG_PREEMPT) while compiling and testing your code, even if your production kernel is going to run on a UP machine with preemption disabled.

There is a kernel configuration option under Kernel hacking called Spinlock and rw-lock debugging (CONFIG_DEBUG_SPINLOCK) that can help you catch some common spinlock errors. << And turn on CONFIG_DEBUG_MUTEXES to enable checks for mutex-related code. >>

Also available are tools such as lockmeter (http://oss.sgi.com/projects/lockmeter/) that collect lock-related statistics.

A common concurrency problem occurs when you forget to lock an access to a shared resource. This results in different threads "racing" through that access in an unregulated manner. The problem, called a race condition, might manifest in the form of occasional strange code behavior.

Another potential problem arises when you miss releasing held locks in certain code paths, resulting in deadlocks. To understand this, consider the following example:

After the occurrence of the error condition, any thread trying to acquire mylock gets deadlocked, and the kernel might freeze.

If the problem first manifests months or years after you write the code, it'll be all the more tough to go back and debug it. To avoid such unpleasant encounters, concurrency logic should be designed when you architect your software.

```
<<
Lockdep – the Linux Runtime locking correctness validator.
```

"Lockdep is very good at finding subtle locking problems which are difficult or impossible to expose with ordinary testing."

To enable LOCKDEP, during kernel configuration,, select the option: Kernel Hacking / Lock debugging / Lock debugging: prove locking correctness

From *lib/Kconfig.debug*

```
...
config PROVE_LOCKING
    bool "Lock debugging: prove locking correctness"
    depends on DEBUG_KERNEL && TRACE_IRQFLAGS_SUPPORT &&
STACKTRACE_SUPPORT && LOCKDEP_SUPPORT
    select LOCKDEP
    select DEBUG_SPINLOCK
    select DEBUG_MUTEXES
    select DEBUG_LOCK_ALLOC
```

select TRACE_IRQFLAGS
default n
help

This feature enables the kernel to prove that all locking that occurs in the kernel runtime is mathematically correct: that under no circumstance could an arbitrary (and not yet triggered) combination of observed locking sequences (on an arbitrary number of CPUs, running an arbitrary number of tasks and interrupt contexts) cause a deadlock.

In short, this feature enables the kernel to report locking related deadlocks before they actually occur.

The proof does not depend on how hard and complex a deadlock scenario would be to trigger: how many participant CPUs, tasks and irq-contexts would be needed for it to trigger. The proof also does not depend on timing: if a race and a resulting deadlock is possible theoretically (no matter how unlikely the race scenario is), it will be proven so and will immediately be reported by the kernel (once the event is observed that makes the deadlock theoretically possible).

If a deadlock is impossible (i.e. the locking rules, as observed by the kernel, are mathematically correct), the kernel reports nothing.

NOTE: this feature can also be enabled for rwlocks, mutexes and rwsems - in which case all dependencies between these different locking variants are observed and mapped too, and the proof of observed correctness is also maintained for an arbitrary combination of these separate locking variants.

For more details, see Documentation/lockdep-design.txt.

```
config LOCKDEP
bool
depends on DEBUG_KERNEL && TRACE_IRQFLAGS_SUPPORT &&
STACKTRACE_SUPPORT && LOCKDEP_SUPPORT
select STACKTRACE
select FRAME_POINTER if !MIPS && !PPC && !ARM_UNWIND && !
S390 && !MICROBLAZE && !ARC
select KALLSYMS
select KALLSYMS_ALL
```

Additional Resources

SO :: How to use lockdep feature in linux kernel for deadlock detection

Also:

Userspace lockdep work exists *within* the kernel source tree: *tools/lib/lockdep*

<u>User-space lockdep</u>

٠٠.

The kernel's locking validator (often known as "lockdep") is one of the community's most useful pro-active debugging tools. Since its introduction in 2006, it has eliminated most deadlock-causing bugs from the system. Given that deadlocks can be extremely difficult to reproduce and diagnose, the result is a far more reliable kernel and happier users.

There is a shortage of equivalent tools for user-space programming, despite the fact that deadlock issues can happen there as well. As it happens, making lockdep available in user space may be far easier than almost anybody might have thought. ..."

SIDEBAR :: Using the kernel lockdep in userspace

You will require the kernel source tree

Steps:

```
cd <kernel-src-tree>/tools/lib/lockdep/
make
$ ls -F
Build
                     include/
                                            liblockdep.so@
lockdep.c
run_tests.sh*
                    lockdep states.h
                                           preload.o
                     common.c liblockdep.a
liblockdep.so.5.0.0* lockdep internals.h Makefile
                                                              rbtree.c
tests/
                      common.o
                                           liblockdep-in.o
lockdep*
                     lockdep.o
                                            preload.c
                                                              rbtree.o
$ cat lockdep
#!/bin/bash
LD PRELOAD="./liblockdep.so $LD PRELOAD" "$@"
$
```

Try it: on a simple but buggy matrix multiplication example which performs the incorrect AB-BA deadlock!

```
$ ./lockdep <...>/buggy matrixmul
<...>//buggy matrixmul: mutex process-shared is true.
WARNING: possible circular locking dependency detected
liblockdep 5.0.0
_____
buggy matrixmul/13343 is trying to acquire lock:
0x201df98 (0x4040e0){....}, at: 0x4015fdS
but task is already holding lock:
0x201e008 (0x404160){....}, at: 0x4015f3S
which lock already depends on the new lock.
the existing dependency chain (in reverse order) is:
-> #1 (0x404160){....}:
./liblockdep.so(+0x2be1)[0x7fbc6d545be1]
./liblockdep.so(+0x4ed0)[0x7fbc6d547ed0]
./liblockdep.so(+0x50c9)[0x7fbc6d5480c9]
./liblockdep.so(+0x5893)[0x7fbc6d548893]
./liblockdep.so(+0x6884)[0x7fbc6d549884]
./liblockdep.so(lock acquire+0x7d)[0x7fbc6d54aa40]
./liblockdep.so(pthread_mutex_lock+0x51)[0x7fbc6d54bc8e]
<...>//buggy matrixmul[0x40153b]
/lib64/libpthread.so.0(+0x858e)[0x7fbc6d51158e]
/lib64/libc.so.6(clone+0x43)[0x7fbc6d4406a3]
-> #0 (0x4040e0){....}:
./liblockdep.so(+0x2be1)[0x7fbc6d545be1]
./liblockdep.so(+0x459a)[0x7fbc6d54759a]
./liblockdep.so(+0x4d38)[0x7fbc6d547d38]
./liblockdep.so(+0x50c9)[0x7fbc6d5480c9]
./liblockdep.so(+0x5893)[0x7fbc6d548893]
./liblockdep.so(+0x6884)[0x7fbc6d549884]
./liblockdep.so(lock acquire+0x7d)[0x7fbc6d54aa40]
./liblockdep.so(pthread mutex lock+0x51)[0x7fbc6d54bc8e]
<...>/buggy matrixmul[0x4015fd]
/lib64/libpthread.so.0(+0x858e)[0x7fbc6d51158e]
/lib64/libc.so.6(clone+0x43)[0x7fbc6d4406a3]
other info that might help us debug this:
```

```
Possible unsafe locking scenario:
       CPU0
                               CPU1
       ----
                               ----
  lock(0x404160);
                               lock(0x4040e0);
                               lock(0x404160);
  lock(0x4040e0);
 *** DEADLOCK ***
1 lock held by buggy matrixmul/13343:
#0: 0 \times 201e008 (0 \times 40\overline{4}160) \{....\}, at: 0 \times 4015f3S
stack backtrace:
./liblockdep.so(+0x270e)[0x7fbc6d54570e]
./liblockdep.so(+0x4668)[0x7fbc6d547668]
./liblockdep.so(+0x4d38)[0x7fbc6d547d38]
./liblockdep.so(+0x50c9)[0x7fbc6d5480c9]
./liblockdep.so(+0x5893)[0x7fbc6d548893]
./liblockdep.so(+0x6884)[0x7fbc6d549884]
./liblockdep.so(lock acquire+0x7d)[0x7fbc6d54aa40]
./liblockdep.so(pthread mutex lock+0x51)[0x7fbc6d54bc8e]
<...>/buggy matrixmul[0x4015fd]
/lib64/libpthread.so.0(+0x858e)[0x7fbc6d51158e]
/lib64/libc.so.6(clone+0x43)[0x7fbc6d4406a3]
______
WARNING: bad unlock balance detected!
liblockdep 5.0.0
-----
buggy matrixmul/13343 is trying to release lock (0x4040e0) at:
<...>/buggy matrixmul() [0x401671]
but there are no more locks to release!
other info that might help us debug this:
1 lock held by buggy matrixmul/13343:
#0: 0x201e008 (0x404160){....}, at: 0x4015f3S
stack backtrace:
./liblockdep.so(+0x270e)[0x7fbc6d54570e]
./liblockdep.so(+0x6b06)[0x7fbc6d549b06]
./liblockdep.so(+0x7340)[0x7fbc6d54a340]
./liblockdep.so(lock release+0x5d)[0x7fbc6d54aab2]
./liblockdep.so(pthread mutex unlock+0x39)[0x7fbc6d54bdb2]
<...>/buggv matrixmul[0x401671]
/lib64/libpthread.so.0(+0x858e)[0x7fbc6d51158e]
```

k sync: 79 of 85

ARM #

Appendix A :: Internal Implementation of Spinlock on the ARMv6 and above

```
spin_lock() call graph (for Linux on ARM)
                                      Source File
API / inline func
spin lock
                                       include/linux/spinlock.h
raw spin lock
                                           _"_
  _raw_spin_lock
    ___raw_spin_lock
                                       kernel/spinlock.c
        raw spin lock()
include/linux/spinlock api smp.h
        preempt_disable();
                                           -"- << Note! K preemption
disabled>>
                                          _"_
        spin acquire(...)
          do raw spin lock
                                       include/linux/spinlock.h
            __acquire(lock);
                       [ARM-specific ]
             arch spin lock(&lock->raw lock);
arch/arm/include/asm/spinlock.h
File : arch/arm/include/asm/spinlock.h
/*
* ARMv6 ticket-based spin-locking.
* A memory barrier is required after we get a lock, and before we
* release it, because V6 CPUs are assumed to have weakly ordered
* memory.
*/
--snip--
static inline void arch_spin_lock(arch_spinlock_t *lock)
    unsigned long tmp;
    u32 newval;
    arch spinlock t lockval;
             _volatile__(
      asm___
"1: \lambda drex \%0, [\%3]\n"
    add %1, %0, %4\n"
            %2, %1, [%3]\n"
    strex
    teq %2, #0\n"
```

```
" bne 1b"
    : "=&r" (lockval), "=&r" (newval), "=&r" (tmp)
    : "r" (&lock->slock), "I" (1 << TICKET_SHIFT)
    : "cc");

while (lockval.tickets.next != lockval.tickets.owner) {
        wfe();
        lockval.tickets.owner = ACCESS_ONCE(lock->tickets.owner);
    }

smp_mb();
}
```

Source: spin_lock implementation in ARM linux

. . .

spin_locks are usually implemented with some support from hardware. It is not a purely software concept in the implementation. It is usually a assembly code. ARM processor provides two special instructions which are primarily for implementation of spin_locks. These instructions are LDREX and STREX. The older versions of the ARM processor had the SWP instruction to implement a spin_lock. The x86 architecture also provides the cmpxchg instruction which is used for this.

Before understanding the implementation details, let's first understand a few basic instructions that are used in the implementation.

IMPORTANT CONCEPTS THAT ARE NEEDED TO UNDERSTAND SPIN_LOCK BETTER:

wfe: Wait For Event.

This is an ARM instruction which puts the ARM core into a lower power state. The core logic is off but the wake-up mechanism and the RAM arrays are kept on. This is usally the first thing that the cpu does when it goes into idle. The wake-up from this (is) very very fast, hence it is used in spinlocks.

The wake is from a external event from another processor or interrupt. If you notice carefully we are technically not spinning during a spinlock;-). Spinning is such a waste of power. But, we are not getting scheduled out as well. So, from the process point of view it is still holding the CPU.

sev: Send Event. This to send an event to another Processor in the system to wake it up from WFE state to start executing code.

Barriers: All latest processors use an Out-Of-Order execution pipeline. What this simply means is that if current instruction has completed execution, it does not mean that the previous instruction has completed execution. As, the order in which the instructions are

processed depends on the several factors like execution unit availability etc.. This is done for performance gain. When implementing spin_locks() one needs to ensure this does not come in our way. We need to ensure that the previous lock holder is completely out of the critical section. So, we use these barrier instructions, which are again processor specific instructions which ensures that all the instructions before the barrier is completed.

ldrex, strex:

These instructions help in automatically updated the memory from 0 to 1. The older instructions like SWP was a single instruction with tries to change the memory in one go automatically In the newer ARM architectures this is split into two instructions and some logic can be applied in between these instructions. These instructions have been explained in detail in the ARM manuals.

Now, lets have a overview of the implementation itself. In Linux, the ARM implementation can be seen *arch/arm/include/asm/spinlock.h* .

Once the above concepts are understood the code below becomes very much self-explanatory. The code for implementing this keeps constantly improving, but the fundamental concept behind the implementation does not change drastically.

Appendix B :: Internal Implementation of Spinlock on x86

FAQ: How are spinlocks, mutex locks, semaphores, monitors, etc *actually implemented*?

A. It can't be done directly by C/C++ code; it requires special machine instructions (within the underlying processor ISA (Instruction Set Architecture)) to achieve true atomicity. All processor's ISA will provide at least one machine-level instruction to do so. Typically, a "test-and-set" and/or a "compare-exchange" (or 'compare-swap') type of machine instruction.

Please see:

- The section "<u>Scenarios 2: Atomic compare-and-swap (CAS)" in this article</u> (PPC-biased) to see more details
- <u>"Peeking Under the Hood"</u> (x86-biased)

SIDEBAR :: Intel CMPCHXG

Source: Intel® 64 and IA-32 Architectures

Software Developer's Manual

Volume 2A:

Instruction Set Reference, A-M . <u>Download link from Intel</u>.

The CMPXCHG machine instruction provides the required "test-and-set" atomic operation on Intel processors.

Source

CMPXCHG: Compare and Exchange

CMPXCHG r/m8, reg8	; 0F B0 /r *	[PENT]
CMPXCHG r/m16, reg16	; o16 0F B1 /r	[PENT]
CMPXCHG r/m32, reg32	; o32 0F B1 /r	[PENT]

^{*} Opcode is OF BO

/r — Indicates that the ModR/M byte of the instruction contains a register operand and an r/m (register/memory) operand.

CMPXCHG compares its destination (first) operand to the value in AL, AX or EAX (depending on the size of the instruction). If they are equal, it copies

its source (second) operand into the destination and sets the zero flag. Otherwise, it clears the zero flag and leaves the destination alone.

```
<< From Intel's manual:
(Showing the 32-bit ver as an example):
CMPXCHG r/m32, r32
                              Compare EAX with r/m32. If equal, ZF
                       is set and r32 is loaded into r/m32. Else,
                       clear ZF and load r/m32 into EAX.
. . .
Operation
(* Accumulator = AL, AX, EAX, or RAX depending on whether a byte,
word, doubleword, or quadword comparison is being performed *)
IF accumulator = DEST
  THEN
     ZF ← 1:
     DEST ← SRC;
  ELSE
     ZF \leftarrow 0;
     accumulator ← DEST;
FI:
```

Also, multibyte (8 and 16 byte) compare-exchange can be performed with the CMPXCHG8B and CMPXCHG16B instructions.

CMPXCHG is intended to be used for atomic operations in multitasking or multiprocessor environments. To safely update a value in shared memory, for example, you might load the value into EAX, load the updated value into EBX, and then execute the instruction lock cmpxchg [value], ebx.

If value has not changed since being loaded, it is updated with your desired new value, and the zero flag is set to let you know it has worked. (The LOCK prefix prevents another processor doing anything in the middle of this operation: it guarantees atomicity.)

However, if another processor has modified the value in between your load and your

>>

k sync: 85 of 85

attempted store, the store does not happen, and you are notified of the failure by a cleared zero flag, so you can go round and try again.

Also: a brief interesting explanation on the <u>implementation of spinlocks on ARM</u> processors. If interested, please see "*Appendix A* :: *Internal Implementation of Spinlock on the ARMv6 and above*" at the end of this module.

Recent [3.15 kernel]

Spinlocks have a new implementation – the so-called "MCS locks" and "qspinlocks. Slated for release in 3.15 Linux kernel.

Please see this LWN article for details: "MCS locks and qspinlocks", Jon Corbet, May 2014.

Update

Indeed, on http://kernelnewbies.org/Linux_3.15:

... Introduce cancelable MCS lock, it is a simple spinlock with the desirable properties of being fair, and with each CPU trying to acquire the lock spinning on a local variable. It avoids expensive cache bouncings that common test-and-set spinlock implementations incur commit ...