# Matrix Multiplication 4: Parallel Dense Matrix

José Gabriel Reyes Rodrígueza

<sup>a</sup>University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Canary Islands, Spain

### **Abstract**

This paper delves into optimizing dense matrix multiplication by harnessing multiple threads for enhanced computational efficiency. We explore the strategic allocation of resources to leverage parallel processing, thereby elevating application performance. Through meticulous comparisons across various matrix multiplication methods, including tiled dense matrix multiplication, conventional dense matrix multiplication, and parallelized dense matrix multiplication, we scrutinize their efficacy across matrices of varying sizes. Our empirical findings distinctly endorse the superiority of the tiled multiplication algorithm as the most adept approach for dense matrix multiplication. The outcomes not only validate the advantages of parallelization but also underscore the pronounced benefits of a meticulously designed tiled multiplication algorithm in optimizing performance metrics.

### 1. Introduction

The pursuit of efficiency has been a driving force throughout human history, and the realm of computing stands as a testament to this relentless quest. With the continual evolution of hardware capabilities in modern computers, the abundance of resources now empowers us to multitask seamlessly. Embracing this abundance, our paper adopts a proactive stance, aiming to capitalize on these resources by leveraging parallelization techniques for enhanced computational performance.

In our pursuit to gauge the efficacy of parallelization in reducing execution time, we've devised two distinct implementations. The first involves a threaded loop approach, distributing tasks across different threads. The second method dissects our dense matrices into tiled segments, enabling individual thread multiplication. Once these segmented computations conclude, the matrices reunite, recomposed and ready for further analysis.

By contrasting these implementations, our aim is to not only explore the potential acceleration offered by parallelization but also to evaluate the comparative advantages between traditional threaded approaches and the innovative methodology of matrix partitioning and reassembly.

# 2. Methodology and Experiments

## 2.1. Experimental Environment

The experiments were conducted utilizing a laptop equipped with an Intel Core i7-1165G7 processor featuring 4 cores, 8 threads, and 12 GB of RAM. It's important to note that performance enhancements can be achieved with a higher thread count, ideally 16 threads, which might become a standard in the near future.

### 2.2. Experimental Procedure

Our experimental methodology encompassed three crucial phases to validate the correctness and evaluate the performance of the matrix multiplication algorithms:

# 2.2.1. Validation Testing: Initial Verification with Fixed Matrices

The initial phase involved the use of two fixed  $4 \times 4$  matrices to assess the correctness of our three different algorithms. This meticulous verification process ensured the accurate calculation of multiplication results. Importantly, this validation procedure is adaptable to test matrices with various values, allowing manual verification of results.

# 2.2.2. Rigorous Validation: Verification with Randomized Matrices

Expanding upon the initial validation, our experimentation extended to the multiplication of diverse matrices with random values and varying sizes. This comprehensive validation ensured that the algorithms consistently produced accurate results across different matrix configurations.

### 2.2.3. Performance Evaluation: Time Complexity Analysis

Following the validation of correctness, the computational performance of the algorithms was evaluated. We measured the execution time in seconds for matrix multiplications across varying sizes: 128, 256, 512, 768, 1024, 1536, 2048, 3072, and 4096.

# 2.3. Tiled Matrix Multiplication

Tiled matrix multiplication, also known as block matrix multiplication, is an algorithmic technique used to improve cache utilization and reduce memory access overhead when multiplying large matrices. Instead of performing multiplication in a straightforward manner, this approach breaks down the matrices into smaller submatrices or blocks, commonly referred to as tiles.

### 2.3.1. Algorithm Overview

- Partitioning Matrices into Tiles: The input matrices are divided into smaller square or rectangular blocks, termed tiles. These tiles fit within the CPU cache to minimize data movement between cache and main memory.
- Multiplication of Tiles: The matrix multiplication operation is then carried out on these smaller tiles rather than
  the entire matrices at once. This operation involves multiplying corresponding tiles and accumulating the results.
- 3. **Optimized Memory Access:** By processing smaller tiles that fit within the cache, the algorithm reduces the frequency of loading data from the main memory, thereby enhancing memory access efficiency.
- 4. **Assembly of Resulting Tiles:** The computed results from individual tile multiplications are assembled to form the final resultant matrix.

### 2.3.2. Advantages

- Cache Utilization: Tiled matrix multiplication optimizes cache usage by working with smaller blocks that fit within the cache, minimizing the need for repeated data fetches from main memory.
- Reduced Memory Traffic: By reducing data movement between memory levels, this approach significantly reduces memory access overhead, enhancing overall computational efficiency.
- Scalability: This technique is particularly advantageous for larger matrices, where traditional multiplication algorithms might suffer from memory access bottlenecks.

### 2.3.3. Considerations

- **Tile Size Selection:** The choice of tile size impacts the trade-off between cache utilization and computational overhead. An optimal tile size is crucial for achieving performance improvements.
- Algorithmic Overhead: Tiling introduces additional computational overhead due to the need for tile management and assembly. This overhead needs to be balanced against the benefits gained from optimized memory access.

Tiled matrix multiplication serves as a powerful technique to enhance the efficiency of matrix multiplication algorithms, especially when dealing with larger matrices that exceed the available cache size.

# 2.4. Experimental Results and Analysis

### 2.4.1. Performance Assessment

The results, as depicted in Figure 1, showcase the comparative performance of three distinct matrix multiplication algorithms:

- Tiled Dense Matrix Multiplication
- Dense Matrix Multiplication in Parallel
- Common Dense Matrix Multiplication




Figure 1: performance comparison graph




Figure 2: Comparison on matrix of size 4096

. It is worth mentioning that the time taken for the tilled dense matrix multiplication has also the time needed to split the matrix into partitions, the multiplications, and the unification process.

Insights from Figure 1:. The findings unequivocally demonstrate the superior performance of our implementation of tiled dense matrix multiplication compared to both parallel dense matrix multiplication and the conventional approach. Notably, the order of growth for tiled matrix multiplication appears considerably less pronounced than the other methodologies.

Insights from Figure 2:. A deeper analysis of the execution time comparison for matrix multiplications of size 4096, the largest size within our experimentation, reveals compelling performance differentials. The graphical representation highlights that the tiled dense matrix multiplication algorithm significantly outperforms the common dense matrix multiplication, exhibiting an efficiency that is 13.79 times faster than the conventional method.

Conversely, the parallel dense matrix multiplication showcases notable superiority over the common dense matrix multiplication, clocking in at 2.69 times faster. However, despite its comparative advantage, the parallel approach still falls short when pitted against the remarkable efficiency achieved by the tiled dense matrix multiplication algorithm.

## 2.4.2. Considerations for Optimization

It's essential to note that the observed performance can be further optimized. The current experimentation was conducted without leveraging 8 additional threads available on the CPU, limiting the realized performance gains. However, with a CPU accommodating 32 threads, the potential for increased efficiency and enhanced performance is considerable, promising even more remarkable results.

### 3. Conclusion

In conclusion, our study delved into the realm of matrix multiplication algorithms, evaluating their correctness and performance across various matrix sizes. Through meticulous experimentation and analysis, we observed that the tiled dense matrix multiplication algorithm exhibited remarkable efficiency, outperforming both the common dense matrix multiplication and the parallel dense matrix multiplication methods.

The validation tests underscored the accuracy of our algorithms, ensuring consistent and precise multiplication results across diverse matrices. Furthermore, the performance evaluation elucidated the significant time efficiency achieved by the tiled approach, especially evident in larger matrix sizes.

Our findings highlight the potential for significant performance gains by optimizing algorithms for multi-threaded environments. Leveraging additional CPU threads promises even more substantial enhancements in computational efficiency, paving the way for future advancements in matrix multiplication methodologies.

In addition to these findings, our study illuminates the immense potential of applications leveraging multiple threads, showcasing the consequential performance enhancements attainable through optimized thread utilization. Moreover, this research underscores the crucial necessity of maximizing the utilization of all available computational resources within our computers. Understanding and harnessing these resources efficiently stand as pivotal elements in advancing computational methodologies and accelerating performance across a spectrum of applications.

### 4. Future Work

### 4.1. Enhanced Thread Utilization

Future research endeavors could explore the optimization of algorithms to harness the potential of higher thread counts effectively. Investigating strategies to fully exploit CPUs equipped with a larger number of threads, such as 16 or 32, could yield substantial performance gains in matrix multiplication and other computational tasks.

### 4.2. Algorithmic Refinements

Further refinement of existing algorithms, especially the tiled dense matrix multiplication approach, presents an avenue for enhancing computational efficiency. Exploring algorithmic modifications and optimizations tailored to diverse hardware configurations can unlock additional performance improvements.

### 4.2.1. Parallelization Techniques

Further exploration of advanced parallelization techniques, including hybrid approaches combining thread-level parallelism with SIMD (Single Instruction, Multiple Data) instructions, could unlock greater computational efficiency, especially in handling larger matrices.

# 4.2.2. Hardware-Specific Optimizations

Investigating hardware-specific optimizations tailored for different CPU architectures and memory hierarchies could lead to algorithmic enhancements that maximize performance across a wide range of computing environments.

## 4.2.3. Domain-specific Implementations

Tailoring matrix multiplication algorithms to specific application domains, such as scientific simulations or neural network training, could result in custom optimizations that significantly improve performance for these specific use cases.

## 4.2.4. Comprehensive Performance Evaluation

Conducting in-depth performance evaluations using diverse metrics beyond execution time, such as energy consumption, cache utilization, or memory bandwidth, to comprehensively assess the efficiency of matrix multiplication algorithms.

### 4.2.5. Standardized Benchmark Suites

Developing standardized benchmark suites for matrix multiplication algorithms across varying hardware configurations to facilitate fair and consistent comparisons between different approaches.