

## Gowin USB 2.0 SoftPHY IP

# **User Guide**

IPUG781-1.5.1E, 07/20/2022

#### Copyright © 2022 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

**GOWIN** is a trademark of Guangdong Gowin Semiconductor Corporation and is registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

#### Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

### **Revision History**

Date	Version	Description	
07/23/2021	1.0E	Initial version published.	
08/13/2021	1.1E	The property configuration of IO ports modified.	
10/12/2021	1.2E	Chapter 2.3 "Using 5V Host Supply to Power USB Device Solution" added.	
12/23/2021	1.3E	The configuration method of peripheral circuit modified.	
12/23/2021	1.30	IO configuration constraints added.	
03/29/2022	1.4E	The description of resource utilization added.	
06/20/2022	1.5E	The speed grade modified.	
00/20/2022	1.3E	The description of pin constraints updated.	
07/20/2022	1.5.1E	A note added in Table 2-1.	

## **Contents**

Contents	i
List of Figures	ii
List of Tables	iii
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	1
1.3 Terminology and Abbreviations	1
1.4 Support and Feedback	2
2 Introduction	3
2.1 Overview	3
2.2 Features	3
2.3 Using 5V Host Supply to Power USB Device Solution	4
2.4 Resource Utilization	5
3 Functional Description	6
3.1 USB 2.0 SoftPHY Block Diagram	6
3.2 USB 2.0 SoftPHY External Circuit Connection	7
4 Signal Description	9
5 Interface Configuration	11

# **List of Figures**

Figure 3-1 USB 2.0 SoftPHY Block Diagram	6
Figure 3-2 USB Slave Device Interface Implementation	7
Figure 3-3 GW1NSR-4 Pinout	8
Figure 5-1 IP Core Generator	11
Figure 5-2 Open USB 2.0 SoftPHY IP Core	12
Figure 5-3 USB 2.0 SoftPHY IP Configuration Interface	12

IPUG781-1.5.1E ii

## **List of Tables**

Table 1-1 Terminology and Abbreviations	2
Table 2-1 Gowin USB 2.0 SoftPHY IP Overview	3
Table 2-2 DC Electrical Characteristics	4
Table 2-3 Resource Utilization (I)	5
Table 2-4 Resource Utilization ( II )	5
Table 4-1 Signal Description	9

IPUG781-1.5.1E

1 About This Guide 1.1 Purpose

# 1 About This Guide

### 1.1 Purpose

The purpose of Gowin USB 2.0 SoftPHY IP User Guide is to help you learn the features and usage of this IP by providing the descriptions of functions, signals, and interface configuration.

#### 1.2 Related Documents

The latest user guides are available on the GOWINSEMI Website. You can find the related documents at: <a href="https://www.gowinsemi.com">www.gowinsemi.com</a>.

- DS100, GW1N series of FPGA Products Data Sheet
- DS117, GW1NR series of FPGA Products Data Sheet
- DS821, GW1NS series of FPGA Products Data Sheet
- DS871, GW1NSE series of FPGA Products Data Sheet
- DS861, GW1NSR series of FPGA Products Data Sheet
- DS891, GW1NRF series of FPGA Products Data Sheet
- DS881, GW1NSER series of Bluetooth FPGA Products Data Sheet
- DS102, GW2A series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- DS961, GW2ANR series of FPGA Products Data Sheet
- DS976, GW2AN-55 Data Sheet
- DS971, GW2AN-18X & 9X Data Sheet
- SUG100, Gowin Software User Guide

IPUG781-1.5.1E 1(12)

### 1.3 Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in Table 1-1.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Meaning
IP	Intellectual Property
USB	Universal Serial Bus
UТMI	USB 2.0 Transceiver Macrocell Interface
HS	High Speed
FS	Full Speed
LS	Low Speed
NRZI	Non Return Zero Inverted

## 1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly by the following ways.

Website: www.gowinsemi.com

E-mail: <a href="mailto:support@gowinsemi.com">support@gowinsemi.com</a>

IPUG781-1.5.1E 2(12)

2 Introduction 2.1 Overview

# 2 Introduction

#### 2.1 Overview

Gowin USB 2.0 SoftPHY IP is a USB physical layer transceiver that can support data reception and transmission at high speed (480Mbps), full speed (12Mbps), and low speed (1.5Mbps).

Table 2-1 Gowin USB 2.0 SoftPHY IP Overview

Gowin USB 2.0 SoftPHY IP				
IP Core Application				
Supported Devices <sup>[1]</sup>	<ul> <li>Arora family</li> <li>LittleBee family, excluding</li> <li>GW1N-1/GW1N-1S/GW1NZ-1/GW1N-1P5</li> <li>devices</li> </ul>			
Logic Resource	Please refer to Table 2-3 and Table 2-4.			
Delivered Doc.				
Design Files	Verilog (encrypted)			
Reference Design	Verilog			
TestBench	Verilog			
Test and Design Flow				
Synthesis Software	GowinSynthesis			
Application Software	Gowin Software (V1.9.8.05 and above)			

#### Note!

[1] Only part number with speed grade C7 and above support USB 2.0 SoftPHY IP

IPUG781-1.5.1E 3(12)

2 Introduction 2.2 Features

#### 2.2 Features

The features of GowinUSB 2.0 SoftPHY IP include:

- Supports HS (480 Mbps), FS (12 Mbps), and LS (1.5 Mbps).
- Supports data serial and parallel conversion.
- Supports bit stuffer and unstuffer.
- Supports NRZI encoder and decoder.
- Supports UTMI interface.

### 2.3 Using 5V Host Supply to Power USB Device Solution

Many solutions may to provide power to a USB device using the 5V provided over the cable from the Host without providing a separate power supply. To support cable powered USB device use cases, designers must be careful to ensure the total PCB BOM of the device does not exceed the current limitations of the USB Host as well as voltage drops over the cable.

The USB v2.0 specification, sections 7.1.2 and 7.3.2 provides information on current and voltage drop requirements expected to be supplied by a USB Host. If the total PCB BOM cannot meet the current and minimum voltage requirements of the specified host, the board can be powered with a separate power supply.

**Table 2-2 DC Electrical Characteristics** 

Parameter	Symbol	Condition	Min.	Max.	Unit
Supply voltage					
High-power Port	V <sub>BUS</sub>	Note 2, Section 7.2.1	4.75	5.25	V
Low-power Port	V <sub>BUS</sub>	Note 2, Section 7.2.1	4.40	5.25	V
Supply Current					
High-power Hub Port (out)	I <sub>CCPRT</sub>	Section 7.2.1	500		mA
Low-power Hub Port (out)	I <sub>CCUPT</sub>	Section 7.2.1	100		mA
High-Power Function (in)	I <sub>CCHPF</sub>	Section 7.2.1		500	mA
Low-power Function (in)	I <sub>CCLPF</sub>	Section 7.2.1		100	mA
Unconfigured Function/Hub (in)	I <sub>CCINIT</sub>	Section 7.2.1.4		100	mA
Suspended High-power	I <sub>CCSH</sub>	Note 15, Section		2.5	mA

IPUG781-1.5.1E 4(12)

2 Introduction 2.4 Resource Utilization

Device		7.2.3		
Suspended Low-power Device	I <sub>CCSL</sub>	Section 7.2.3	500	μA

#### 2.4 Resource Utilization

Gowin USB 2.0 SoftPHY IP can be implemented by Verilog. Its resource utilization may vary when the design is employed in different devices, or at different densities, speeds, or grades. Taking Gowin GW1NSR-4 and GW2AR-18 series of FPGA ptoducts as an instance, the resource utilization is as shown in Table 2-3 and Table 2-4.

Table 2-3 Resource Utilization (I)

Device	Speed Grade	Resource	Utilization	Notes
	C7/I6	LUT	384	-
		REG	1109	
GW1NSR-4		ALU	13	
		BSRAM	1	
		SSRAM	0	
		Ю	7	

Table 2-4 Resource Utilization (II)

Device	Speed Grade	Resource	Utilization	Notes
	C7/I6	LUT	384	_
		REG	1109	
GW2AR-18		ALU	13	
		BSRAM	1	
		SSRAM	4	
		Ю	7	

#### Note!

GW2A series and GW1NSR-4 can choose the chip with speed grade C6/I5; for other part numbers, please choose the chip with speed grade C7/I6.


IPUG781-1.5.1E 5(12)

# **3** Functional Description

### 3.1 USB 2.0 SoftPHY Block Diagram

In the RX, after USB serial data goes through IDES8, NRZI decoder, bit unstuffer, shift Reg modules in turn, USB RX data is received, and then the data transmits to the upper module through UTMI interface. In the TX, after receiving the data transmitted by UTMI and then going through shift Reg, bit stuffer, NRZI encoder to generate the serial TX data stream, which then is sent to the USB interface via OSER8.

Figure 3-1 USB 2.0 SoftPHY Block Diagram




IPUG781-1.5.1E 6(12)

#### 3.2 USB 2.0 SoftPHY External Circuit Connection

USB 2.0 SoftPHY supports high speed mode (480Mbps). When the USB 2.0 SoftPHY is used as a USB slave device, the external circuit connection is as follows.

Figure 3-2 USB Slave Device Interface Implementation

R1:1.5K ohm
R2:0 ohm
R3:0 ohm
R4:42 ohm
R5:42 ohm
R6:1.8K ohm
R7: 75 ohm(1N Series), 56 ohm(2A Series)



USB Device

#### Note!

- You can see the followings for the IO port attribute constraints of GW2A series of FPGA.
  - usb\_dxp\_io: IO\_TYPE= LVCMOS33D PULL\_MODE= NONE DRIVE=4;
  - usb\_term\_dn\_o: IO\_TYPE=LVCMOS33 PULL\_MODE= NONE DRIVE=8;
  - usb\_term\_dp\_o: IO\_TYPE=LVCMOS33 PULL\_MODE=NONE DRIVE=8;
  - usb\_pullup\_en\_o: IO\_TYPE=LVCMOS33 PULL\_MODE=NONE DRIVE=8;
  - usb\_rxdn\_i: IO\_TYPE=LVDS25 PULL\_MODE=NONE;
  - usb\_rxdp\_i: IO\_TYPE=LVDS25 PULL\_MODE=NONE.

IPUG781-1.5.1E 7(12)

- You can see the followings for the IO port attribute constraints of GW1N series of FPGA.
  - usb\_dxp\_io: IO\_TYPE= LVCMOS33D PULL\_MODE= NONE DRIVE=8;
  - usb\_term\_dn\_o: IO\_TYPE=LVCMOS33 PULL\_MODE= NONE DRIVE=16;
  - usb\_term\_dp\_o: IO\_TYPE=LVCMOS33 PULL\_MODE= NONE DRIVE=16;
  - usb\_pullup\_en\_o: IO\_TYPE=LVCMOS33 PULL\_MODE= NONE DRIVE=8;
  - usb\_rxdn\_i: IO\_TYPE=LVDS25 PULL\_MODE=NONE;
  - usb\_rxdp\_i: IO\_TYPE=LVDS25 PULL\_MODE=NONE.
- 3. All signals related to the USB interface on the FPGA are recommended to be placed in one Bank, using adjacent assignment, and powering the I/O Bank at 3.3V
- 4. It is required that the adjacent differential pair pins in the same Bank where the usb\_dxp\_io differential pair is located exist and are not used. Taking GW1NSR-4 as an example, Figure 3-3 shows the GW1NSR-4 Pinout. If the usb\_dxp\_io differential pair is located at G5, H5 (i.e. IOR11A/IOR11B) in the diagram, it will cause the project to report an error when implementing synthesis and placement with Gowin Software, as the adjacent differential pair pins IOR10A/IOR10B do not exist. If usb\_dxp\_io differential pair is located at G6/H6 (i.e. IOR13A/IOR13B), the project will synthesize and place successfully with Gowin Software, as the adjacent differential pair pins IOR12A/IOR12B exists.

Figure 3-3 GW1NSR-4 Pinout

© 2021 GOWINSEM

GW1NSR Series of FPGA Products GW1NSR-4 Pinout Pin List GO**WIN** BANK Pin Name Configuration Function LVDS X16 Function Differential Pair IOB13A IOB13B IOB14A True of IOB13B NONE omp\_of\_IOB13A rue\_of\_IOB14B NON Comp of IOB14A rue of IOB15B Comp of IOB15A IOB14B NON NON ue\_of\_IOB16B IOB16A/GCLKT\_5 IOB16B/GCLKC\_5 IOB22A/GCLKT\_4 NON omp\_of\_IOB16A NONE rue of IOB22B NONE comp\_of\_IOB22A rue\_of\_IOB23B NONE omp\_of\_IOB23A rue\_of\_IOB24B NON IOB24A IOB24B NON omp\_of\_IOB24A NON IOB25A of IOB25B NONE NONE Comp\_of\_IOB25A IOB29A rue of IOB29B NONE NONE IOB29B IOB4A IOB4B NONE NONE omp\_of\_IOB29A rue\_of\_IOB4B comp\_of\_IOB4A NONE omp\_of\_IOB5A IOB6A IOB6B ue of IOB6B NON Comp\_of\_IOB6A rue of IOB7E NON IOB7B IOR11A/GCLKT\_3 IOR11B/GCLKC\_3 comp\_of\_IOB7A rue\_of\_IOR11B comp\_of\_IOR11A NONE TRUE TRUE NONE ue\_of\_IOR12B NON omp\_of\_IOR12A TRUE IOR13A True of IOR13B x16 Comp\_of\_IOR13 True\_of\_IOR14B IOR14A

IPUG781-1.5.1E 8(12)

# 4 Signal Description

A description of Gowin USB 2.0 SoftPHY IP signals is as shown in Table 4-1.

**Table 4-1 Signal Description** 

No.	Signal Name	I/O	Data Width	Description
1	clk_i	1	1	Input clock signal (60MHz)
2	fclk_i	1	1	Input clock signal (480MHz)
3	rst_i	I	1	Asynchronous reset signal resets the state machine inside of PHY.
4	pll_locked_i	1	1	pll lock signal generating fclk_i
5	utmi_data_out_i	I	8	Data input, 8-bit parallel data transmit bus.
6	utmi_txvalid_i	I	1	Transmit data valid indicator, active-high.
7	utmi_txready_o	0	1	Transmit data ready signal, indicating that PHY can receive the data to be transmitted from the controller end.
8	utmi_data_in_o	0	8	Data output, 8-bit parallel data receive bus.
9	utmi_rxactive_o	0	1	Rx data active, indicating that PHY detects the SYNC signal and then starts receiving data.
10	utmi_rxvalid_o	0	1	Rx data valid, active-high.
11	utmi_rxerror_o	0	1	Receive data error, active high indicates receive error.

IPUG781-1.5.1E 9(12)

No.	Signal Name	I/O	Data Width	Description
12	utmi_linestate_o	О	2	Line status of receive end: DM DP 2'b00: SE0 2'b01: "J" 2'b10: "K" 2'b11: SE1
13	utmi_opmode_i	I	2	Operation mode selection signal: 2'b00: Normal 2'b01: No driver 2'b10: Disable bit stuffing and NRZI encoding 2'B11: Reserved
14	utmi_xcvrselect_i	I	2	Transfer mode selection signal: 2'b00: HS Transfer 2'b01: FS Transfer 2'b10: LS Transfer 2'B11: Reserved
15	utmi_termselect_i	I	1	Termination Selection: 1' b0: HS termination enable 1' b1: FS / LS termination enable
16	usb_dxp_io	I/O	1	USB data signal Data+
17	usb_dxn_io	I/O	1	USB data signal Data-
18	usb_rxdp_i	I	1	USB data signal Data+ input
19	usb_rxdn_i	I	1	USB data signal Data- input
20	usb_pullup_en_o	0	1	1.5K resistor pull-up control on USB data signal Data+
21	usb_term_dp_o	I/O	1	Termination resistor control of USB data signal Data+
22	usb_term_dn_o	I/O	1	Termination resistor control of USB data signal Data-

IPUG781-1.5.1E 10(12)


# 5 Interface Configuration

Selecting "Tools > IP Core Generator" in Gowin Software, you call and configure USB 2.0 SoftPHY.

#### 1. Open IP Core Generator

After creating the project, you can click the "Tools" tab in the upper left, select and open the IP Core Generator via the drop-down list, as shown in Figure 5-1.

Figure 5-1 IP Core Generator




#### 2. Open USB 2.0 SoftPHY IP Core

Select "Soft IP Core > Interface and Interconnect > USB 2.0 IP", as shown in Figure 5-2. Double-click to open the configuration interface.

IPUG781-1.5.1E 11(12)

Figure 5-2 Open USB 2.0 SoftPHY IP Core

#### **USB 2.0 SoftPHY**




#### 3. USB 2.0 SoftPHY IP Core Configuration Interface

Figure 5-3 shows the USB 2.0 SoftPHY IP core configuration interface. The ports diagram is on the left of the configuration interface. Options are on the right.

- You can configure the file name in File Name.
- You can configure the top module name in Module Name.

Figure 5-3 USB 2.0 SoftPHY IP Configuration Interface



IPUG781-1.5.1E 12(12)

