

# Using Pin for Compiler and Computer Architecture Research and Education

PLDI Tutorial Sunday, June 10, 2007

Kim Hazelwood David Kaeli Dan Connors Vijay Janapa Reddi

# Part One: Introduction and Overview

Kim Hazelwood David Kaeli Dan Connors Vijay Janapa Reddi

### What is Instrumentation?



A technique that inserts extra code into a program to collect runtime information

### Instrumentation approaches:

- Source instrumentation:
  - Instrument source programs
- Binary instrumentation:
  - Instrument executables directly

### Why use Dynamic Instrumentation?



- ✓ No need to recompile or relink
- √ Discover code at runtime
- √ Handle dynamically-generated code
- √ Attach to running processes

Pin PLDI Tutorial 2007

# How is Instrumentation used in Compiler Research?



### **Program analysis**

- Code coverage
- Call-graph generation
- Memory-leak detection
- Instruction profiling

### Thread analysis

- Thread profiling
- Race detection

Pin PLDI Tutorial 2007

# How is Instrumentation used in Computer Architecture Research?



- •Trace Generation
- Branch Predictor and Cache Modeling
- Fault Tolerance Studies
- Emulating Speculation
- Emulating New Instructions

Pin PLDI Tutorial 2007

### **Advantages of Pin Instrumentation**



### **Easy-to-use Instrumentation:**

- Uses dynamic instrumentation
  - Do not need source code, recompilation, post-linking

### **Programmable Instrumentation:**

 Provides rich APIs to write in C/C++ your own instrumentation tools (called Pintools)

### Multiplatform:

- Supports x86, x86-64, Itanium, Xscale
- Supports Linux, Windows, MacOS

#### Robust:

- Instruments real-life applications: Database, web browsers, ...
- Instruments multithreaded applications
- Supports signals

#### **Efficient:**

• Applies compiler optimizations on instrumentation code

### **Other Advantages**



- Robust and stable
  - Pin can run itself!
  - 12+ active developers
  - Nightly testing of 25000 binaries on 15 platforms
  - Large user base in academia and industry
  - Active mailing list (Pinheads)
- 14,000 downloads

Pin PLDI Tutorial 2007

7

### **Using Pin**



### Launch and instrument an application

\$ pin -t pintool -- application

Instrumentation engine Instrumentation tool

(provided in the kit)

(write your own, or use one provided in the kit)

Attach to and instrument an application

\$ pin -t pintool -pid 1234

10

### **Pin Instrumentation APIs**



### **Basic APIs are architecture independent:**

- Provide common functionalities like determining:
  - Control-flow changes
  - Memory accesses

### **Architecture-specific APIs**

• e.g., Info about segmentation registers on IA32

### **Call-based APIs:**

- Instrumentation routines
- Analysis routines

11

Pin PLDI Tutorial 2007

### Instrumentation vs. Analysis



### **Concepts borrowed from the ATOM tool:**

**Instrumentation routines** define where instrumentation is **inserted** 

- e.g., before instruction
- ☼ Occurs first time an instruction is executed

**Analysis routines** define what to do when instrumentation is **activated** 

- e.g., increment counter
- ☼ Occurs every time an instruction is executed

### **Pintool 1: Instruction Count**



```
sub $0xff, %edx
    counter++;
cmp %esi, %edx
    counter++;
jle <L1>
    counter++;
mov $0x1, %edi
    counter++;
add $0x10, %eax
    counter++;
```

Pin PLDI Tutorial 2007

### **Pintool 1: Instruction Count Output**



### \$ /bin/ls

Makefile imageload.out itrace proccount imageload inscount0 atrace itrace.out

### \$ pin -t inscount0 -- /bin/ls

Makefile imageload.out itrace proccount imageload inscount0 atrace itrace.out

Count 422838

1

```
ManualExamples/inscount0.cpp
```

```
1
```

```
#include <iostream>
#include "pin.h"
UINT64 icount = 0;
void docount() { icount++; }
                                                  analysis routine
void Instruction(INS ins, void *v)
                                          instrumentation routine
    INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR)docount, IARG_END);
void Fini(INT32 code, void *v)
{ std::cerr << "Count " << icount << endl; }
int main(int argc, char * argv[])
    PIN_Init(argc, argv);
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_AddFiniFunction(Fini, 0);
    PIN_StartProgram();
    return 0;
                         Pin PLDI Tutorial 2007
```

### **Pintool 2: Instruction Trace**



```
Print(ip);
sub $0xff, %edx
    Print(ip);
cmp %esi, %edx
    Print(ip);
jle <L1>
    Print(ip);
mov $0x1, %edi
    Print(ip);
add $0x10, %eax
```

Need to pass ip argument to the analysis routine (printip())

### **Pintool 2: Instruction Trace Output**



### \$ pin -t itrace -- /bin/ls

Makefile imageload.out itrace proccount imageload inscount0 atrace itrace.out

### \$ head -4 itrace.out

0x40001e90 0x40001e91 0x40001ee4 0x40001ee5

Pin PLDI Tutorial 2007

### ManualExamples/itrace.cpp



```
#include <stdio.h>
#include "pin.H"
                       argument to analysis routine
FILE * trace;
void printip(void *ip) { fprintf(trace, "%p\n", ip); }
                                            analysis routine
void Instruction(INS ins, void *v) {
    instrumentation routine
  void Fini(INT32 code, void *v) { fclose(trace); }
int main(int argc, char * argv[]) {
   trace = fopen("itrace.out", "w");
   PIN_Init(argc, argv);
   INS_AddInstrumentFunction(Instruction, 0);
   PIN_AddFiniFunction(Fini, 0);
   PIN_StartProgram();
   return 0;
}
```

# **Examples of Arguments to Analysis Routine**



IARG\_INST\_PTR

• Instruction pointer (program counter) value

IARG UINT32 <value>

• An integer value

IARG\_REG\_VALUE <register name>

Value of the register specified

IARG BRANCH TARGET ADDR

Target address of the branch instrumented

IARG\_MEMORY\_READ\_EA

• Effective address of a memory read

And many more ... (refer to the Pin manual for details)

19

Pin PLDI Tutorial 2007

### **Instrumentation Points**



### Instrument points relative to an instruction:

- Before (IPOINT\_BEFORE)
- After:
  - Fall-through edge (IPOINT\_AFTER)
  - Taken edge (IPOINT\_TAKEN\_BRANCH)

2

### **Instrumentation Granularity**



# Instrumentation can be done at three different granularities:

- Instruction
- Basic block
  - A sequence of instructions terminated at a control-flow changing instruction
  - Single entry, single exit
- Trace
  - A sequence of basic blocks terminated at an unconditional control-flow changing instruction
  - Single entry, multiple exits

```
sub $0xff, %edx
cmp %esi, %edx
jle <L1>
```

```
mov $0x1, %edi
add $0x10, %eax
jmp <L2>
```

1 Trace, 2 BBs, 6 insts

21

Pin PLDI Tutorial 2007

### **Recap of Pintool 1: Instruction Count**



```
counter++;
sub $0xff, %edx
counter++;
cmp %esi, %edx
counter++;
jle <L1>
counter++;
mov $0x1, %edi
counter++;
add $0x10, %eax
```

Straightforward, but the counting can be more efficient

### **Pintool 3: Faster Instruction Count**



```
counter += 3
sub $0xff, %edx
cmp %esi, %edx
jle <L1>
counter += 2
mov $0x1, %edi
add $0x10, %eax
```

```
ManualExamples/inscount1.cpp
#include <stdio.h>
#include "pin.H"
UINT64 icount = 0;
                                           analysis routine
void docount(INT32 c) { icount += c; }
void Trace(TRACE trace, void *v) { instrumentation routine
 for (BBL bbl = TRACE_BblHead(trace);
   BBL_Valid(bbl); bbl = BBL_Next(bbl)) {
   BBL_InsertCall(bbl, IPOINT_BEFORE, (AFUNPTR)docount,
          IARG_UINT32, BBL_NumIns(bbl), IARG_END);
void Fini(INT32 code, void *v) {
 fprintf(stderr, "Count %lld\n", icount);
int main(int argc, char * argv[]) {
  PIN_Init(argc, argv);
  TRACE_AddInstrumentFunction(Trace, 0);
  PIN_AddFiniFunction(Fini, 0);
  PIN_StartProgram();
  return 0;
}
```

### **Modifying Program Behavior**



Pin allows you not only to observe but also change program behavior

### Ways to change program behavior:

- Add/delete instructions
- Change register values
- Change memory values
- Change control flow

Pin PLDI Tutorial 2007

### **Instrumentation Library**



```
#include "pin.H"
UINT64 icount = 0;
VOID Fini(INT32 code, VOID *v) {
 std::cerr << "Count " << icount <
VOID docount() {
 icount++;
VOID Instruction(INS ins, VOID *v)
int main(int argc, char * argv[]) {
 PIN_Init(argc, argv);
 INS_AddInstrumentFunction(Instruc
 PIN_AddFiniFunction(Fini, 0);
 PIN_StartProgram();
 return 0;
```

#include <iostream>

#### Instruction counting Pin Tool

```
#include <iostream>
                                    #include "pin.H"
                                    #include "instlib.H"
                                   INSTLIB::ICOUNT icount:
                                   VOID Fini(INT32 code, VOID *v) {
                                      cout << "Count" << icount.Count() << endl;</pre>
INS_InsertCall(ins, IPOINT_BEFORE int main(int argc, char * argv[]) {
                                      PIN_Init(argc, argv);
                                      PIN_AddFiniFunction(Fini, 0);
                                       icount.Activate();
                                      PIN StartProgram();
                                       return 0;
```

### **Useful InstLib abstractions**



- ICOUNT
  - # of instructions executed
- FILTER
  - Instrument specific routines or libraries only
- ALARM
  - Execution count timer for address, routines, etc.
- FOLLOW\_CHILD
  - Inject Pin into <u>new</u> process created by parent process
- TIME WARP
  - Preserves RDTSC behavior across executions
- CONTROL
  - Limit instrumentation address ranges

27

Pin PLDI Tutorial 2007

### **Debugging Pintools**



1. Invoke gdb with your pintool (don't "run")

\$ gdb inscount0
(gdb)

2. In another window, start your pintool with the "-pause\_tool" flag


\$ pin -pause\_tool 5 -t inscount0 -- /bin/ls
Pausing to attach to pid 32017

- 3. Go back to gdb window:
  - a) Attach to the process
  - b) "cont" to continue execution; can set breakpoints as usual

(gdb) attach 32017 (gdb) break main

(gdb) cont

2




### **Pin Source Code Organization**





Pin source organized into generic, architecture-dependent, OS-dependent modules:


Architecture	#source files	#source lines	
Generic	87 (48%)	53595 (47%)	
x86 (32-bit+ 64-bit)	34 (19%)	22794 (20%)	
Itanium	34 (19%)	20474 (18%)	
ARM	27 (14%)	17933 (15%)	
TOTAL	182 (100%)	114796 (100%)	

~50% code shared among architectures









### **Implementation Challenges**



- Linking
  - Straightforward for direct branches
  - Tricky for indirects, invalidations
- Re-allocating registers
- Maintaining transparency
- Self-modifying code
- Supporting MT applications...

35

Pin PLDI Tutorial 2007


### Pin's Multithreading Support




Thread-safe accesses Pin, Pintool, and App


- Pin: One thread in the VM at a time
- Pintool: Locks, ThreadID, event notification
- App: Thread-local spill area

### Providing pthreads functions to instrumentation tools



3






# **Optimizing Pintools**

### **Reducing Instrumentation Overhead**



Total Overhead = Pin Overhead + Pintool Overhead

- •Pin team's job is to minimize this
- ~5% for SPECfp and ~20% for SPECint
  - Pintool writers can help minimize this!



### **Analysis Routines: Reduce Call Frequency**



**Key: Instrument at the largest granularity whenever possible** 

Trace > Basic Block > Instruction

### **Slower Instruction Counting**



```
counter++;
sub $0xff, %edx
counter++;
    %esi, %edx
cmp
counter++;
jle <L1>
counter++;
mov $0x1, %edi
counter++;
add $0x10, %eax
```

Pin PLDI Tutorial 2007

### **Faster Instruction Counting**



counter += 3

### Counting at BBL level

```
sub $0xff, %edx
cmp %esi, %edx
jle <L1>
counter += 2
mov $0x1, %edi
add $0x10, %eax
```

### Counting at Trace level

```
counter += 5
sub $0xff, %edx
cmp %esi, %edx
jle <L1>
    $0x1, %edi
mov
add
    $0x10, %eax
```

counter-=2

L1

### **Reducing Work in Analysis Routines**



**Key: Shift computation from analysis routines** to instrumentation routines whenever possible

45

Pin PLDI Tutorial 2007

### **Edge Counting: a Slower Version**



4

### **Edge Counting: a Faster Version**

```
F
```

Pin PLDI Tutorial 2007

### **Reducing Work for Analysis Transitions**



**Key: Help Pin's optimizations apply to your analysis routines:** 

- Inlining
- Scheduling

4

### **Inlining**

### <u>Inlinable</u>

```
int docount0(int i) {
   x[i]++
   return x[i];
}
```

### Not-inlinable

```
int docount2(int i) {
    x[i]++;
    printf("%d", i);
    return x[i];
}
```

### Not-inlinable

```
int docount1(int i) {
   if (i == 1000)
      x[i]++;
   return x[i];
}
```

### Not-inlinable

```
void docount3() {
   for(i=0;i<100;i++)
        x[i]++;
}</pre>
```

Pin PLDI Tutorial 2007

### **Conditional Inlining**



## Inline a common scenario where the analysis routine has a single "if-then"

- The "If" part is always executed
- The "then" part is rarely executed

# Pintool writer breaks such an analysis routine into two:

- INS\_InsertIfCall (ins, ..., (AFUNPTR)doif, ...)
- INS\_InsertThenCall (ins, ..., (AFUNPTR)dothen, ...)

50

### **IP-Sampling (a Slower Version)**



5

Pin PLDI Tutorial 2007

### **IP-Sampling (a Faster Version)**



```
INT32 CountDown() {
     --icount;
                                    inlined
    return (icount==0);
VOID PrintIp(VOID *ip) {
  fprintf(trace, "%p\n", ip);
                                   not inlined
  icount = N + rand()%M; //icount is between <N, N+M>
VOID Instruction(INS ins, VOID *v) {
  // CountDown() is always called before an inst is executed
  INS_InsertIfCall(ins, IPOINT_BEFORE, (AFUNPTR)CountDown,
                    IARG END);
  // PrintIp() is called only if the last call to CountDown()
   // returns a non-zero value
   INS_InsertThenCall(ins, IPOINT_BEFORE, (AFUNPTR)PrintIp,
                    IARG_INST_PTR, IARG_END);
```

5

### Instrumentation Scheduling



If an instrumentation can be inserted anywhere in a basic block:

- Let Pin know via IPOINT ANYWHERE
- Pin will find the best point to insert the instrumentation to minimize register spilling

```
ManualExamples/inscount1.cpp
#include <stdio.h>
#include "pin.H"
UINT64 icount = 0;
                                           analysis routine
void docount(INT32 c) { icount += c; }
void Trace(TRACE trace, void *v) { instrumentation routine
  for (BBL bbl = TRACE_BblHead(trace);
   BBL_Valid(bbl); bbl = BBL_Next(bbl)) {
   BBL_InsertCall(bbl, IPOINT_ANYWHERE, (AFUNPTR) docount,
          IARG_UINT32, BBL_NumIns(bbl), IARG_END);
void Fini(INT32 code, void *v) {
 fprintf(stderr, "Count %11d\n", icount);
int main(int argc, char * argv[]) {
  PIN_Init(argc, argv);
   TRACE_AddInstrumentFunction(Trace, 0);
  PIN_AddFiniFunction(Fini, 0);
   PIN_StartProgram();
   return 0;
}
```

### **Conclusions**



A dynamic instrumentation system for building your own program analysis tools

### Runs on multiple platforms:

- IA-32, Intel64, Itanium, and XScale
- Linux, Windows, MacOS

Works on real-life applications

Efficient instrumentation (especially with your help!)

5!

Pin PLDI Tutorial 2007

### Part Two: Fundamental Concepts in Compilers and Architecture

Kim Hazelwood

David Kaeli

Dan Connors Vijay Janapa Reddi

### **Pin Applications**



### Sample tools in the Pin distribution:

• Cache simulators, branch predictors, address tracer, syscall tracer, edge profiler, stride profiler

### Some tools developed and used inside Intel:

- *Opcodemix* (analyze code generated by compilers)
- PinPoints (find representative regions in programs to simulate)
- A tool for detecting memory bugs

**Companies are writing their own Pintools Universities use Pin in teaching and research** 

57

Pin PLDI Tutorial 2007

### **Tools for Program Analysis**



**Debugtrace** – debugging/program understanding aid, can see general call traces, instruction traces, includes reads and writes of registers and memory

**Malloctrace** – traces of execution of specific functions

Insmix – statistics/characterization

Statica – static analysis of binaries

5

### **Compiler Bug Detection**



Opcodemix uncovered a compiler bug for crafty

Instruction Type	Compiler A Count	Compiler B Count	Delta	
*total	712M	618M	-94M	<b>←</b>
XORL	94M	94M	OM	
TESTQ	94M	94M	OM	
RET	94M	94M	OM	]
PUSHQ	94M	OM	-94M	<b>←</b>
POPQ	94M	OM	-94M	<b>←</b>
JE	94M	OM	-94M	<b>←</b>
LEAQ	37M	37M	OM	1
JNZ	37M	131M	94M	<b>—</b>

59

Pin PLDI Tutorial 2007

### **Thread Checker Basics**



### **Detect common parallel programming bugs:**

Data races, deadlocks, thread stalls, threading API usage violations


### Instrumentation used:


- Memory operations
- Synchronization operations (via function replacement)
- Call stack

### Pin-based prototype

- Runs on Linux, x86 and x86\_64
- A Pintool ~2500 C++ lines

61





### **Instrumentation Driven Simulation**



### **Fast exploratory studies**

- Instrumentation ~= native execution
- Simulation speeds at MIPS

### Characterize complex applications

• E.g. Oracle, Java, parallel data-mining apps

### Simple to build instrumentation tools

- Tools can feed simulation models in real time
- Tools can gather instruction traces for later use

63

Pin PLDI Tutorial 2007

### **Performance Models**



#### **Branch Predictor Models:**

- PC of conditional instructions
- Direction Predictor: Taken/not-taken information
- Target Predictor: PC of target instruction if taken

### **Cache Models:**

- Thread ID (if multi-threaded workload)
- Memory address
- Size of memory operation
- Type of memory operation (Read/Write)


### **Simple Timing Models:**

Latency information

6

### **Branch Predictor Model**





### **BPSim Pin Tool**

- Instruments all branches
- Uses API to set up call backs to analysis routines

### **Branch Predictor Model:**

• Detailed branch predictor simulator

6!

Pin PLDI Tutorial 2007

### **BP Implementation**



```
VOID ProcessBranch(ADDRINT PC, ADDRINT targetPC, bool BrTaken) {
```


BranchPredictor myBPU;

```
BP_Info pred = myBPU.GetPrediction( PC );
if( pred.Taken != BrTaken ) {
    // Direction Mispredicted
}
if( pred.predTarget != targetPC ) {
    // Target Mispredicted
}
myBPU.Update( PC, BrTaken, targetPC);
```

```
VOID Instruction(INS ins, VOID *v)
{
    if( INS_ISDirectBranchOrCall(ins) || INS_HasFallThrough(ins) )
        INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) ProcessBranch,
        ADDRINT, INS_Address(ins),
        IARG_UINT32, INS_DirectBranchOrCallTargetAddress(ins),
        IARG_BRANCH_TAKEN, IARG_END);
}
```

int main() {
 PIN\_Init();
 INS\_AddInstrumentationFunction(Instruction, 0);
 PIN\_StartProgram();
}

6



**Performance Model Inputs** 



#### **Branch Predictor Models:**

- PC of conditional instructions
- Direction Predictor: Taken/not-taken information
- Target Predictor: PC of target instruction if taken

### **Cache Models:**

- Thread ID (if multi-threaded workload)
- Memory address
- Size of memory operation
- Type of memory operation (Read/Write)


### **Simple Timing Models:**

• Latency information

68

### **Cache Simulators**





### **Cache Pin Tool**

- Instruments all instructions that reference memory
- Use API to set up call backs to analysis routines

#### Cache Model:

· Detailed cache simulator

69

Pin PLDI Tutorial 2007

### **Cache Implementation**



```
CACHE_t CacheHierarchy[MAX_NUM_THREADS][MAX_NUM_LEVELS];
      VOID MemRef(int tid, ADDRINT addrStart, int size, int type) {
        for(addr=addrStart; addr<(addrStart+size); addr+=LINE_SIZE)</pre>
          LookupHierarchy( tid, FIRST_LEVEL_CACHE, addr, type);
      VOID LookupHierarchy(int tid, int level, ADDRINT addr, int accessType){
        result = cacheHier[tid][cacheLevel]->Lookup(addr, accessType );
         if( result == CACHE_MISS ) {
          if( level == LAST_LEVEL_CACHE ) return;
          LookupHierarchy(tid, level+1, addr, accessType);
        }
      VOID Instruction(INS ins, VOID *v)
      {
INSTRUMENT
        if( INS_IsMemoryRead(ins) )
           INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYREAD_EA, IARG_MEMORYREAD_SIZE,
            IARG_UINT32, ACCESS_TYPE_LOAD, IARG_END);
        if( INS_IsMemoryWrite(ins) )
           INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) MemRef,
            IARG_THREAD_ID, IARG_MEMORYWRITE_EA, IARG_MEMORYWRITE_SIZE,
            IARG_UINT32, ACCESS_TYPE_STORE, IARG_END);
      int main() {
        PIN_Init();
         INS_AddInstrumentationFunction(Instruction, 0);
        PIN StartProgram();
```

## **Performance Models**



#### **Branch Predictor Models:**

- PC of conditional instructions
- Direction Predictor: Taken/not-taken information
- Target Predictor: PC of target instruction if taken

#### **Cache Models:**

- Thread ID (if multi-threaded workload)
- Memory address
- Size of memory operation
- Type of memory operation (Read/Write)

## **Simple Timing Models:**

Latency information

7

Pin PLDI Tutorial 2007

# **Simple Timing Model**



## Assume 1-stage pipeline

• T<sub>i</sub> cycles for instruction execution

# Assume branch misprediction penalty

• T<sub>b</sub> cycles penalty for branch misprediction


# Assume cache access & miss penalty


- $\bullet$  T<sub>1</sub> cycles for demand reference to cache level 1
- T<sub>m</sub> cycles for demand reference to memory

Total cycles = 
$$\alpha T_i + \beta T_b + \sum_{I=1}^{LLC} A_I T_I + \eta T_m$$

 $\alpha$  = instruction count;  $\beta$  = # branch mispredicts; A<sub>I</sub> = # accesses to cache level I;  $\eta$  = # last level cache (LLC) misses

7:





# More Fundamental Concepts using Pin

Kim Hazelwood

## David Kaeli

Dan Connors Vijay Janapa Reddi


# Moving from 32-bit to 64-bit Applications




- Intuition would tell us that code expansion will occur
- How can compiler writers exploit the features of a 64-bit ISA?
- What type of programs will benefit from this migration?
- What data types make use of the move to 64 bits?
- How do we begin to identify the reasons for the performance results shown in this table?
- **▶** Profiling with Pin!

Benchmark	Language	64-bit vs. 32-bit
		speedup
perlbench	С	3.42%
bzip2	С	15.77%
gcc	С	-18.09%
mcf	С	-26.35%
gobmk	С	4.97%
hmmer	С	34.34%
sjeng	С	14.21%
libquantum	С	35.38%
h264ref	С	35.35%
omnetpp	C++	-7.83%
astar	C++	8.46%
xalancbmk	C++	-13.65%
Average		7.16%

Ye06, IISWC2006





# **Observations**





## Code density increases in 64-bit mode


- More registers help
- 64-bit integer arithmetic helps a lot in the case of libquantum


Concern over the reduction of decoding efficiency in 64-bit is not substantiated

79









## **Observations**



The instruction cache miss rate is very low in both 64-bit and 32-bit modes

The data cache request rate decreases significantly in 64-bit mode

• Extra registers help

The data cache miss rate increases in 64-bit mode

• The increased size of long and pointer data types has an adverse impact on data cache performance

8

## Moving from 32-bit to 64-bit Applications



- Common assumptions associated with changes in architecture word sizes need to be studied carefully
- All of these analyses were done with slightly modified versions of the Pintools in the SimpleExamples directory shipped with Pin
  - •icount.cpp
  - •ilenmix.cpp
  - •opcodemix.cpp
  - •icache.cpp
  - dcache.cpp

85

Pin PLDI Tutorial 2007

#### **Conclusions**



#### Instrumentation based simulation:

- Simple compared to detailed models
- Can easily run complex applications
- Provides insight on workload behavior over their entire runs in a reasonable amount of time

#### Illustrated the use of Pin for:

- Compilers
  - Bug detection, thread analysis
- Computer architecture
  - Branch predictors, cache simulators, timing models, architecture width
- Architecture changes
  - Move from 32-bit to 64-bit

8

# Part Three: Advanced Concepts in Compilers and Architecture

Kim Hazelwood **David Kaeli Dan Connors** Vijay Janapa Reddi

# **Using Pin in Security Research**



- How do we design architectural extensions to accelerate SPAM filtering and anti-virus scanning workloads?
- How do we track dynamic information flow to detect zero-day attack intrusions?

> Pin!!

# The cost of SPAM – (2006 study)



- Internet users receive 12.4B SPAM email messages daily
- Greater than 40% of all email messages received daily are SPAM (22% for corporate emails)
- SPAM volume is estimated to increase by 63% in 2007
- SPAM filters are the current state-of-the-art in reducing this impact

89

Pin PLDI Tutorial 2007

#### **SPAM Filters**



- Server-side filtering typically uses Bayesian classification
- Probability that a document contains SPAM is computed as:

 $Prob(spam \mid words) = Prob(word \mid spam) * Prob(spam) / Prob(word)$ 

 It is important to train the classifier prior to filtering

$$P(C = spam \mid X = x) / P(C = ham \mid X = x) > \lambda$$

where  $\lambda$  represents a threshold (typical:  $\lambda$ =9 to 999)

9

# What's Hot in Bayesian Classification (250 training messages)



# **Bogofilter**

<b>Function</b>	Calls	Instructions	<u>Total</u>
word_cmp	63,452	155	9,835,060
yylex	19,634	5,209	102,278,715

# Spamprobe

<b>Function</b>	Calls	Instructions	<u>Total</u>
strcmp	1,312,964	11	14,442,604
readLine	152	599	91,048

\*String comparison dominates execution

9.

Pin PLDI Tutorial 2007

# **Bayesian Classification - Bogofilter**



2 hot code traces dominate (2 basic blocks each) the dynamic execution stream

inc ecx inc edx test al,al jne 0x4000f858 mov al,byte ptr [ecx] cmp al,byte ptr [edx] jne 0x4000f867 dec edx inc ecx inc esi cmp edx,0xffffffff jne 0x4002e760 movzx eax, byte ptr [esi] cmp byte ptr [ecx],al je 0x4002e771

9:






1 hot code trace makes up 17% of the total execution mov esi,dword ptr 0x14[ebp] test esi,esi mov esi,dword ptr 0xf0[ebp] mov edx,edi movzx eax, dl add eax,esi movzx eax, byte ptr [eax] cmp dword ptr 0xec[ebp],eax ja 0x420cd84f

>A hot comparison block dominates execution

93



# Overhead Causes in Anti-Virus Security Mechanisms




#### **Signature Matching**

- Program will refer to a dictionary of "signatures" or sequences of code known to be part of a malicious file
- If a signature is found in the file in question, it is marked as a virus
- Disadvantages:
  - Requires continuous updates
  - Cannot detect "zero-day attacks"

#### **Heuristics**

- Set of rules that the AV software will apply
  - For example, if the file contains self-modifying code
- If the file in question violates any of the given rules, it is marked as a virus
- Advantages:
  - May find virus variants
- Disadvantages:
  - Generates false positives

95



# What's hot in AV applications?

Frequent "Hot" Code Examples



#### PC-Cillin

mov edx, dword ptr 0xb0[ebp] inc ecx add eax, 0xc cmp ecx, edx mov dword ptr 0xd4[ebp], ecx jl 0xf45cc8la

#### McAfee

xor edi, edi
mov ecx dword ptr 0x8[ebp]
mov al, byte ptr 0x1[ebx]
lea edx,[edi][ecx]
mov cl, byte ptr [edi][ecx]
cmp al, cl
jne 0x1203c028

#### F-Prot

mov exc, dword ptr 0x8[ebp] mov cl, byte ptr[ecx] cmp cl, byte ptr 0xc[ebp] je 0xf76a713

#### Norton

movzx edi, ax imul edi,dword ptr 0xcfc[edx] mov ebx,dword ptr 0x10[ebp] add edi,ecx cmp ebx,dword ptr [edi] je 0xf6a13e02

#### > Frequent code exhibits similar structure


97

Pin PLDI Tutorial 2007


# **Instruction Footprint**



Scenario: Copying a file from CDROM to the C drive



9



# **Architectural Extensions for SPAM Filtering** and **AV Scanning**




- Can we exploit the characteristics of hot blocks and develop ISA extensions to accelerate these operations?
- How will we address these issues when running in a virtualized environment? – Recent project with VMware
- © Pin can help us identify answers to these challenging questions....

10

# Pin for Information Flow Tracking





10

Pin PLDI Tutorial 2007

# **Zero-Day Attack Trends**



# In 2005, 74% of the top 50 code samples exposed confidential information

> Effects of Trojan Horses and Backdoors are more subtle

# Symantec reported that 6 of the top 10 spyware were bundled with other programs

> Malware are executed without explicit consent

# Zero-day attacks are increasing and are sold on black market

➤ Freshly authored malicious code can go undetected by even the most up-to-date virus scanners

We need a behavior-tracking mechanism that does not rely on known signatures

10

# Example 1: PWSteal.Tarno.Q



## **Password-stealing Trojan Horse**

1. Arrives in an email with a downloader in the attachment

Subject: Payment Receipt Message: Dear Customer ... Attachment: FILE.965658.exe

- 2. Downloads main part of the Trojan from a fixed location [http://]dimmers.phpwebhosting.com/msupdate.exe?r=[UNIQUE\_ID]
- 3. Creates a browser help object that runs every time Internet Explorer starts
- **4.** Monitors windows and web pages with specific strings gold, cash, bank, log, user, pin, memorable, secret
- **5.** Periodically sends gather information using the following url: [http://]neverdays.com/reporter.php

103

Pin PLDI Tutorial 2007

# Example 2: Trojan.Lodeight.A



# Trojan Horse that installs a Beagle and a backdoor

1. Contacts one of the following web sites using TCP port 80

[http://]www.tsaa.net/[REMOVED]
[http://]www.aureaorodeley.com/[REMOVED]

2. Downloads a remote file into the following folder and executes it. This remote file may be a mass-mailing worm such as W32.Beagle.CZ@mm.

%Windir%\[RANDON NAME].exe

3. Opens a back door on TCP port 1084

104

Characteristics of Trojan Horses						
	No User Intervention	Remotely Directed	Hard-coded Resources	Degrading Performance		
PWSteal.Tarno.Q	<b>√</b>		<b>√</b>			
Trojan.Lodeight.A	√	<b>√</b>	√			
Trojan.Vundo	<b>√</b>		√	<b>√</b>		
W32.Mytob.J@mm	<b>√</b>	√	√			
Window-supdate.com	<b>√</b>		√			
W32/MyDoom.B	<b>√</b>	√	√			
Phabot	<b>√</b>	√	√			
Sendmail Trojan	<b>√</b>		√			
TCPWrappersTrojan	<b>√</b>		√			

# **Characteristics of Trojan Horses**



- •Malicious code is executed without user intervention
- •Malicious code may be directed by a remote attacker once a connection is made

Pin PLDI Tutorial 2007

- •Resources used by the malicious code (e.g. file names, URLs) are hard-coded in the binary
- •Additional OS resources (processes, memory) are consumed by the malicious code
- •How can we track this behavior dynamically?

>Pin!!

10

# **Information Flow Tracking**



#### **Approach**

- Track data sources and monitor information flow using Pin
- Send program behavior to back end whenever suspicious program behavior is suspected
- ➤ Provide analysis and policies to decide classify program behavior



107

Pin PLDI Tutorial 2007

# **Information Flow Tracking using Pin**



- Pin tracks information flow in the program and identifies exact source of data
  - > USER\_INPUT: data is retrieved via user interaction
  - FILE: data is read from a file
  - > **SOCKET**: data is retrieved from socket interface
  - **BINARY**: data is part of the program binary image
  - > HARDWARE: data originated from hardware
- Pin maintains data source information for all memory locations and registers
- Propagates flow information by taking union of data sources of all operands

108

# **Example – Register Tracking**



• We track flow from source to destination operands

. . .

%ebx - {}

%ecx - {BINARY1} /\* ecx contains information from BINARY1 \*/

%edx - {SOCKET1} /\* edx contains information from SOCKET1 \*/

%esi - {FILE2} /\* esi contains information from FILE2 \*/

%edi - {}

. . .

• Assume the following XOR instruction:

xor %edx,%esi

which has the following semantics:

dst(%esi) := dst(%esi) XOR src(%edx)

• Pin will instrument this instruction and will insert an analysis routine to merge the source and destination operand information

%edx - {SOCKET1} /\* edx contains information from SOCKET1 \*/ %esi - {SOCKET1, FILE2} /\* esi contains information from FILE2 \*/


109

Pin PLDI Tutorial 2007

# **Information Flow Tracking using Pin**



- Different levels of abstraction
- Event Monitoring
  - Architectural Events
    - · Instructions executed
  - OS Events
    - System calls
  - Library Events
    - Library routines



110

# **Information Flow Tracking Prototype**



#### **System Calls**

- Instrument selected system calls (12 in prototype)


### **Code Frequency**

- Instrument every basic block
- Determine code "hotness"
- Application binary vs. shared object

#### **Program Data Flow**

- System call specific data flow
  - Tracking file loads, mapping memory to files ..
- · Application data flow
  - Instrument memory access instructions
  - Instrument ALU instructions

111



# **Performance – Information Flow Tracking**



#### **Issues**

- Significant overhead when considering both control and data flow (100x-1000x)
- Why is current implement underperforming?
  - Instrument every instruction for dataflow tracking
    - Could be done on a basic block level register liveness
  - Track every basic block during hot/cold code analysis
    - Tracking path traces could reduce this overhead (Ball97)
- Pin probably not the best choice for full implementation due to runtime overhead – DynamoRIO (Duesterwald02)
- Consider adding hardware support RIFLE (Vachharajani04)
- ② Pin provides an effective mechanism for building a robust backend system and for exploring different information flow tracking schemes

113

Pin PLDI Tutorial 2007

# **Using Pin in Security Research**



- Pin has been very useful in characterizing SPAM and Anti-virus workloads
  - © Resulted in joint projects with VMWare and Network Engines
- Pin has provided significant help in developing information flow tracking systems targeting zero-day attacks
  - © Basis for a new startup company

114

# Using Pin to Study Fault Tolerance and Program Behavior

Kim Hazelwood David Kaeli

**Dan Connors** 

Vijay Janapa Reddi

# **Pin-Based Fault Tolerance Analysis**



#### **Purpose:**


- Simulate the occurrence of transient faults and analyze their impact on applications
- Construction of run-time system capable of providing software-centric fault tolerance service


#### Pin

- Easy to model errors and the generation of faults and their impact
- Relatively fast (5-10 minutes per fault injection)
- Provides full program analysis

#### **Research Work**

• University of Colorado: Alex Shye, Joe Blomstedt, Harshad Sane, Alpesh Vaghasia, Tipp Moseley






# **Example: Destination/Source Register Transmission Fault**



Fault occurs in latches when forwarding instruction output

Change architectural value of destination register at the instruction where fault occurs

NOTE: This is different than inserting fault into register file because the destination is selected based on the instruction where fault occurs



119

Pin PLDI Tutorial 2007


# **Example: Load Data Transmission Faults**



Fault occurs when loading data from the memory system Before load instruction, insert fault into memory Execute load instruction

After load instruction, remove fault from memory (Cleanup)

NOTE: This models a fault occurring in the transmission of data from the STB or L1 Cache



12

# **Steps for Fault Analysis**



Determine 'WHEN' the error occurs

Determine 'WHERE' the error occurs

**Inject Error** 

**Determine/Analyze Outcome** 

121

Pin PLDI Tutorial 2007

# **Step: WHEN**



#### Sample Pin Tool: InstCount.C

• Purpose: Efficiently determines the number of dynamic instances of each static instruction

#### **Output: For each static instruction**

- Function name
- Dynamic instructions per static instruction

```
IP: 135000941 Count: 492714322 Func: propagate_block.104 IP: 135000939 Count: 492714322 Func: propagate_block.104 IP: 135000961 Count: 492701800 Func: propagate_block.104 IP: 135000959 Count: 492701800 Func: propagate_block.104 IP: 135000956 Count: 492701800 Func: propagate_block.104 IP: 135000950 Count: 492701800 Func: propagate_block.104
```

122

# Step: WHEN



#### InstProf.C

Purpose: Traces basic blocks for contents and execution count

## Output: For a program input

- Listing of dynamic block executions
- Used to generate a profile to select error injection point (opcode, function, etc)

```
BBL NumIns: 6 Count: 13356 Func: build_tree

804cb88 BINARY ADD [Dest: ax] [Src: ax edx] MR: 1 MW: 0

804cb90 SHIFT SHL [Dest: eax] [Src: eax] MR: 0 MW: 0


804cb92 DATAXFER MOV [Dest:] [Src: esp edx ax] MR: 0 MW: 1

804cb97 BINARY INC [Dest: edx] [Src: edx] MR: 0 MW: 0

804cb98 BINARY CMP [Dest:] [Src: edx] MR: 0 MW: 0

804cb9b COND_BR JLE [Dest:] [Src:] MR: 0 MW: 0
```

123



# Step: WHERE




### Reality:

- Where the transient fault occurs is a function of the size of the structure on the chip
- Faults can occur in both architectural and microarchitectural state

## **Approximation:**

- Pin only provides architectural state, not microarchitectural state (no uops, for instance)
  - Either inject faults only into architectural state
  - Build an approximation for some microarchitectural state

12



# **Step: Injecting Error**



Error Insertion Routine

```
VOID InsertFault(CONTEXT* _ctxt) {
    srand(curDynInst);
    GetFaultyBit(_ctxt, &faultReg, &faultBit);

UINT32 old_val; UINT32 new_val;
    old_val = PIN_GetContextReg(_ctxt, faultReg);
    faultMask = (1 << faultBit);
    new_val = old_val ^ faultMask;
    PIN_SetContextReg(_ctxt, faultReg, new_val);

PIN_RemoveInstrumentation();
    faultDone = 1;
    PIN_ExecuteAt(_ctxt);
}</pre>
```

127

Pin PLDI Tutorial 2007

# **Step: Determining Outcome**





#### Outcomes that can be tracked:


- Did the program complete?
- Did the program complete and have the correct IO result?
- If the program crashed, how many instructions were executed after fault injection before program crashed?
- If the program crashed, why did it crash (trapping signals)?


12


```
Register Fault Pin Tool: RegFault.C
 main(int argc, char * argv[]) {
    if (PIN_Init(argc, argv))
      return Usage();
    out_file.open(KnobOutputFile.Value().c_str());
    faultInst = KnobFaultInst.Value();
    TRACE_AddInstrumentFunction (Trace, 0);
    INS_AddInstrumentFunction(Instruction, 0);
    PIN_AddFiniFunction(Fini, 0);
    PIN_AddSignalInterceptFunction(SIGSEGV, SigFunc, 0);
    PIN_AddSignalInterceptFunction(SIGFPE, SigFunc, 0);
    PIN_AddSignalInterceptFunction(SIGILL, SigFunc, 0);
    PIN_AddSignalInterceptFunction(SIGSYS, SigFunc, 0);
    PIN_StartProgram();
    return 0;
                        Pin PLDI Tutorial 2007
```

















# **Run-time System for Fault Tolerance**



#### **Process technology trends**

- Single transistor error rate is expected to stay close to constant
- Number of transistors is increasing exponentially with each generation

#### Transient faults will be a problem for microprocessors!

#### **Hardware Approaches**


• Specialized redundant hardware, redundant multi-threading

#### **Software Approaches**

- Compiler solutions: instruction duplication, control flow checking
- · Low-cost, flexible alternative but higher overhead


Goal: Leverage available hardware parallelism in multicore architectures to improve the performance of software-based transient fault tolerance

13



# **Replicating Processes**





#### Straight-forward and fast

- fork()
- Let OS schedule to cores

#### Maintain transparency in replica

- X System calls
- X Shared memory R/W

#### Replicas provide an extra copy of the program+input

#### What can we do with this?

- Software transient fault tolerance
- Low-overhead program instrumentation
- More?

13


Pin PLDI Tutorial 2007

# **Process-Level Redundancy (PLR)**



#### **Master Process**

• Only process allowed to perform system I/O



#### **Redundant Processes**

- Identical address space, file descriptors, etc.
- Not allowed to perform system I/O

Watchdog Alarm

#### System Call Emulation Unit

**Creates redundant processes** 

Barrier synchronize at all system calls

Emulates system calls to guarantee determinism among all processes

**Detects and recovers from transient faults** 


#### **Watchdog Alarm**

- Occasionally a process will hang
- Set at beginning of barrier synchronization to ensure that all processes are alive

14







Performance for single processor (PLR 1x1), 2 SMT processors (PLR 2x1) and 4 way SMP (PLR 4x1)

Slowdown for 4-way SMP only 1.26x

14

Pin PLDI Tutorial 2007

#### Conclusion



Fault insertion using Pin is a great way to determine the impacts faults have within an application

- Easy to use
- Enables full program analysis
- Accurately describes fault behavior once it has reached architectural state

#### Transient fault tolerance at 30% overhead

- Future work
  - Support non-determinism (shared memory, interrupts, multi-threading)
  - Fault coverage-performance trade-off in switching on/off

142

# Pin-based Projects in Academia

Kim Hazelwood David Kaeli

**Dan Connors** 

Vijay Janapa Reddi

# A Technique for Enabling & Supporting Field Failure Debugging



#### Problem

In-house software quality is challenging, which results in field failures that are difficult to replicate and resolve

#### Approach

Improve in-house debugging of field failures by

- (1) Recording & Replaying executions
- (2) Generating minimized executions for faster debugging

#### Who

J. Clause and A. Orso @ Georgia Institute of Technology ACM SIGSOFT Int'l. Conference on Software Engineering '07

# **Dytan: A Generic Dynamic Taint Analysis Framework**



#### Problem

Dynamic taint analysis is defined an adhoc-manner, which limits extendibility, experimentation & adaptability

#### Approach

Define and develop a general framework that is customizable and performs data- and control-flow tainting

#### Who

J. Clause, W. Li, A. Orso @ Georgia Institute of Technology Int'l. Symposium on Software Testing and Analysis '07

145

Pin PLDI Tutorial 2007

#### **Workload Characterization**



#### Problem

Extracting important trends from programs with large data sets is challenging

#### Approach

Collect hardware-independent characteristics across program execution and apply them to statistical data analysis and machine learning techniques to find trends

#### Who

K. Hoste and L. Eeckhout @ Ghent University

14

# **Loop-Centric Profiling**



#### Problem

Identifying parallelism is difficult

#### Approach

Provide a hierarchical view of how much time is spent in loops, and the loops nested within them using
(1) instrumentation and (2) light-weight sampling to automatically identify opportunities of parallelism

#### Who

T. Moseley, D. Connors, D. Grunwald, R. Peri @ University of Colorado, Boulder and Intel Corporation Int'l. Conference on Computing Frontiers (CF) '07

147

Pin PLDI Tutorial 2007

### **Shadow Profiling**



#### Problem

Attaining accurate profile information results in large overheads for runtime & feedback-directed optimizers

#### Approach

fork() shadow copies of an application onto spare cores, which can be instrumented aggressively to collect accurate information without slowing the parent process

#### Who


T. Moseley, A. Shye, V. J. Reddi, D. Grunwald, R. Peri University of Colorado, Boulder and Intel Corporation Int'l. Conference on Code Generation and Optimization (CGO) '07


14

# Part Four: Exploratory Extensions and Hands-On Workshop

Kim Hazelwood Dan Connors David Kaeli

Vijay Janapa Reddi





# **Session Objectives**



- Building and Running Pin Tools
- Understanding program execution using Pin

**Program Instruction Stream** 

Memory

**Machine State** 

• Putting it all together: Transactional Memory

15:

### Structure of a Pin Tool



```
FILE * trace;
                                            Pin Tool traces Virtual Addresses
VOID RecordMemWrite(VOID * ip, VOID * va, UINT32 size) {
 fprintf(trace,"%p: W %p %d\n", ip, va, size);
                                                                   Analysis
VOID Instruction(INS ins, VOID *v) {
 if (INS_IsMemoryWrite(ins)) {
    INS_InsertCall(ins, IPOINT_BEFORE, AFUNPTR(RecordMemWrite),
                   IARG_INST_PTR,
                   IARG_MEMORYWRITE_VA,
                   IARG_MEMORYWRITE_SIZE, IARG_END);
                                                        Instrumentation
int main(int argc, char *argv[]) {
 PIN_Init(argc, argv);
 trace = fopen("atrace.out", "w");
 INS_AddInstrumentFunction(Instruction, 0);
 PIN_StartProgram();
 return 0;
                                                  Callback Registration
```

153

Pin PLDI Tutorial 2007



# **Architectural State Interposition**





- Observe instruction operands and their values
  - IARG\_BRANCH\_TAKEN, IARG\_REG\_VALUE, IARG\_CONTEXT,

...

- Modify register values
- Save and restore state
- Instruction emulation

15







# Save and Resume Execution (2)



- IARG\_CHECKPOINT
  - Pin generates a snapshot (includes instrumented state)
- PIN\_SaveCheckpoint (CHECKPOINT \*src, CHECKPOINT \*dst)
  - Extract and copy state from handle(src) to local buffer(dst)

157

Pin PLDI Tutorial 2007



## Save and Resume Execution (3)



- PIN\_Resume(CHECKPOINT \*)
- Restore processor state to saved checkpoint
- Continue execution

```
Save()

Back()

Pin
Stream
```



#### **Instruction Emulation**



- Emulate the semantics of (new) instructions
  - (1) Locate emu instruction
- (2) Marshall semantics
- (3) Substitute emu function
- (4) Delete emu instruction

159

Pin PLDI Tutorial 2007



### **Emulating a Load Instruction**



```
Machine
#include "pin.H"
#include "pin_isa.H"
ADDRINT DoLoad(REG reg, ADDRINT * addr) {
 return *addr;
VOID EmulateLoad(INS ins, VOID* v) {
 if (INS_Opcode(ins) == XEDICLASS_MOV && INS_IsMemoryRead(ins) &&
      INS_OperandIsReg(ins, 0) && INS_OperandIsMemory(ins, 1)) {
         INS_InsertCall(ins, IPOINT_BEFORE, (AFUNPTR) DoLoad,
                             IARG_UINT32, REG(INS_OperandReg(ins, 0)),
                             IARG_MEMORYREAD_EA,
                             IARG_RETURN_REGS, INS_OperandReg(ins, 0),
                             IARG_END);
         INS_Delete(ins);
                                                       /* Emulate load type */
   }
                                                             op0 <- *op1
void main(int argc, char * argv[]) {
   PIN_Init(argc, argv);
    INS_AddInstrumentFunction(EmulateLoad, 0);
   PIN_StartProgram();
```


16




# Memory Behavior





- Memory access tracing
  - IARG\_MEMORYREAD\_EA, IARG\_MEMORYWRITE\_EA, ...
- Modify program memory
  - Pin Tool resides in the process' address space



Change memory directly (\*addr = 0x123)










# Changing Program Code (Probe-mode)



- PIN\_ReplaceProbed (RTN, AFUNPTR)
  - Redirect control flow to new functions in the Pin Tool
- PIN\_ReplaceSignatureProbed (RTN, AFUNPTR, ...)
  - (1) Redirect control flow (2) Rewrite function prototypes

    - (3) Use Pin arguments (IARG's)




Pin PLDI Tutorial 2007





# Replacing malloc() in Application





```
typedef VOID * (*FUNCPTR_MALLOC)(size_t);
VOID * MyMalloc(FUNCPTR_MALLOC orgMalloc, UINT32 size, ADDRINT returnIp) {
   FUNCPTR_MALLOC poolMalloc = LookupMallocPool(returnIp, size);
   return (poolMalloc) ? poolMalloc(size) : orgMalloc(size);
VOID ImageLoad(IMG img, VOID *v) {
   RTN mallocRTN = RTN_FindByName(img, "malloc");
    if (RTN_Valid(rtn)) {
       PROTO prototype = PROTO_Allocate(PIN_PARG(void *), CALLINGSTD_CDECL,
                                      "malloc", PIN_PARG(int), PIN_PARG_END());
       RTN_ReplaceSignatureProbed(mallocRTN, (AFUNPTR) MyMalloc,
                                             /* Function prototype
           IARG_PROTOTYPE, prototype,
            IARG ORIG FUNCPTR,
                                              /* Handle to application's malloc */
            IARG_FUNCARG_ENTRYPOINT_VALUE, 0, /* First argument to malloc
           IARG_RETURN_IP,
                                              /* IP of caller
           IARG_END);
       PROTO_Free( proto_malloc );
   }
```




















# **Trace Physical and Virtual Addresses**



```
VOID RecordMemWrite(VOID * ip, VOID * va, VOID * pa, UINT32 size) {
 Host_fprintf(trace,"%p: W %p %p %d\n", ip, va, pa, size);
VOID Instruction(INS ins, VOID *v) {
 if (INS_IsMemoryWrite(ins)) {
    INS_InsertCall(ins, IPOINT_BEFORE, AFUNPTR(RecordMemWrite),
                   IARG_INST_PTR,
                    IARG_MEMORYWRITE_VA,
                   IARG_MEMORYWRITE_PA,
                   IARG_MEMORYWRITE_SIZE, IARG_END);
int main(int argc, char *argv[]) {
 PIN_Init(argc, argv);
 trace = Host_fopen("atrace.out", "w");
 INS_AddInstrumentFunction(Instruction, 0);
 PIN_StartProgram();
 return 0;
```

**PinOS requires** minimal API changes

FILE \* trace;

Pin PLDI Tutorial 2007

### **Concluding Remarks**



- Dynamic instrumentation framework (Free!)
  - Transparent across platforms and environments
    - Platforms: IA32, EM64T, Itanium, and Xscale
    - Operating Systems: Linux, Windows, MacOS
- Sample tools (use as templates)
  - Cache simulators, Branch predictors, Memory checkers, Instruction and Memory tracing, Profiling, Sampling ...
- Write your own tools!
- Visit us @ http://rogue.colorado.edu/wikipin

# **NOTES**

# **NOTES**