

CS301 Embedded System and Microcomputer Principle


Lecture 5: Interrupt

2024 Fall

This PowerPoint is for internal use only at Southern University of Science and Technology. Please do not repost it on other platforms without permission from the instructor.



Recap





Outline

- Subroutine
- Interrupt



Recall: Branch

Branch changes the Program Counter (PC) and causes the CPU to execute an instruction other than the next instruction.

- Unconditional Branch: When CPU executes an unconditional branch, it jumps unconditionally (without checking any condition) to the target location.
 - Example: B, (BL, and BX when calling subroutine)
- Conditional Branch: When CPU executes a conditional branch, it checks a condition, if the condition is true then it jumps to the target location; otherwise, it executes the next instruction.
 - Example: BCS, BEQ, BGE, etc



Subroutine

- Subroutines are often used to perform tasks that need to be performed frequently
- How to call a subroutine?
 - BL: Branch and link
 - Call a subroutine while saving the return address in the link register (LR)
- How to return the control back to the caller?
 - BX: Branch with eXchange
 - Branch to an address specified in a register. The processor copies LR to PC after the program is finished.


Link Register: Stores the return address for function calls
Program Counter: Memory address of the to be


executed instruction

R₀ R₁ R2 R3 R4 R₅ R₆ R7 R8 R9 R10 R11 R12 R13 (SP) R14 (LR) R15 (PC)



Subroutine








Call a Subroutine


- BL label
 - Step 1: LR = PC + 4
 - Step 2: PC = label





Exit a Subroutine


- BX LR
 - MOV PC, LR





Nested Subroutine

- What happens if a BL occurs in a subroutine?
 - Need to preserve runtime environment via stack





The Stack

- The stack is a "last in first out" queue
 - that means whatever data was added to the stack ('pushed') last is taken from the stack ('popped') first.
 - E.g. if the 32bits values pushed onto a stack were 0x0000FFFF, 0xFFFF0000, 0xAAAAAAA in that order then they would be popped from the stack in the reverse order.
- In memory the stack is held as a list:

top of stack
 0xAAAAAAA


0xFFFF0000

bottom of stack 0x0000FFFF




Stack Growth Convention

Ascending vs Descending




Descending stack: Stack grows towards low memory address



Ascending stack:
Stack grows towards
high memory
address

Full vs Empty




Full stack: SP points to the last item pushed onto the stack

Empty stack: SP points to the next free space on the stack



Full Descending Stack

- Cortex-M uses full descending stack
 - The bottom(base) is fixed at a particular memory address
 - The top is identified by a register: SP
- Stack pointer (SP, aka R13)
 - decremented on PUSH
 - SP = SP 4 * # of registers
 - incremented on POP
 - SP = SP + 4 * # of registers
- Example:
 - PUSH/POP {r0,r6,r3}
 - Equivalent to STMFD/LDMFD sp!, {r0, r6, r3}
 - Store Multiple Full Descending
 - Load Multiple Full Descending





Stacking & Unstacking

- PUSH {Rd}
 - SP = SP-4 \rightarrow descending stack
 - (*SP) = Rd \rightarrow full stack
 - Push multiple registers


- POP {Rd}
 - Rd = (*SP) \rightarrow full stack
 - $SP = SP + 4 \rightarrow Stack shrinks$
 - Pop multiple registers

- The order in which registers listed in the register list does not matter.
- When pushing/popping multiple registers, largest-numbered register is pushed first but popped lasting sustech.edu.cn




Stacking & Unstacking

Largest-numbered register is pushed first but popped last.





Example: swap R1 & R2





Outline

- Subroutine
- Interrupt



Handle external events



- Question: Is Pizza delivered?
 - Polling: Open the door every three seconds to check if the delivery person has arrived.
 - Interrupt: Do whatever you should do and open the door when the doorbell rings.
- How to execute other codes that Handle external events like I/O, timer, Communication? e.g. turn on LED

```
// Polling method
while (1) {
    read_button_input;
    if (pushed)
        exit;
}
turn_on_LED;
```

```
// Interrupt method
interrupt_handler(){
  turn_on_LED;
  exit;
}
```




Polling vs Interrupt


Polling:

- The periodic/continuous checking of external events
- consumes a significant amount of CPU processing time
- The polling process needs to be combined with other functional code.
- Since CPU needs to handle other events, critical events may be missed.

• Interrupt:

- The hardware determines whether an external event has occurred and notifies the CPU
- A dedicated interrupt service routine (ISR) is used to handle the event.







How CPU Processes the Interrupts

- Finish processing current instruction.
- Save return address and register context to stack.
- Run interrupt service routine.
- Restore return address and register context from stack.

• Resume main program.

Main program

Interrupt request


Stack

baivh@sustech.edu.cn



Automatic Stacking & Unstacking

- Stacking: hardware automatically pushes eight register into the stack(xPSR,PC,LR,r12,r3,r2,r1,r0)
- Unstacking: hardware automatically pops these eight register off the stack





Interrupt Service Routines (ISR)

- Subroutines used to service an interrupt are called ISR.
- Each interrupt has an ISR
- ISR is like a subroutine from program's perspective, but is invoked by the hardware at an unpredictable time
 - Not by the control of the program's logic
- Difference with Subroutine:
 - Program has total control of when to call and jump to a subroutine




Interrupt Vector Table

- Question: Where to Put ISR Code?
 - Locations of ISRs should be fixed so that the processor can easily find them
 - But, different ISRs may have different lengths
 - → hard to track their starting addresses
- Cortex-M solution:
 - A table in memory contains addresses of ISR, the table is called interrupt vector table
 - Processor obtains the subroutine address from the vector table and directs the execution to the ISR. (loads PC with this fixed, pre-defined address)




Interrupt Vector Table





An Interrupt Process Example


Example: SysTick interrupt process





Interrupts management


- Types of Interrupts
 - Interrupts from peripherals modules
 - External pin interrupts (IRQ0 to IRQ15)
 - Software interrupts
 - Non Maskable interrupts
- Interrupts are managed by Nested Vectored Interrupt Controller (NVIC)
 - NVIC receives interrupt requests from various sources





NVIC Registers

- Program AIRCR register to set priority group
- Program IPRx register to set priority value
 - Fixed priority for Reset, HardFault, and NMI.
 - Adjustable for all the other interrupts
- Enable/Disable interrupts with ISER/ICER registers





Interrupt Priority

Priority:

- preempt priority(抢占优先级) number: determines the order of execution among different interrupt sources
- sub-priority(响应优先级) number: Resolves conflicts between interrupts of the same preempt priority level
- natural-priority(自然优先级): The priority within the interrupt vector table.

Principles

- Smaller value = higher priority
- higher preemption priority can interrupt a lower preemption priority
- When preemption priorities are the same, higher sub-priority executes first, but cannot preempt each other
- When preemption and sub-priorities are the same, the one with the higher natural priority executes first.
- Reset has highest priority



Priority Group Register (AIRCR)

- Priority group setting (# of bit partition for preempt and sub-priority) can be adjusted by AIRCR register
- preempt priority and sub-priority value can be set by IPRx register


Priority group	AIRCR[10:8]	IPRx bit[7:4] partition	Result
0	111	None : [7:4]	0 bit for preempt priority, 4 bits for sub priority
1	110	[7] : [6:4]	1 bit for preempt priority, 3 bits for sub priority
2	101	[7:6] : [5:4]	2 bit for preempt priority, 2 bits for sub priority
3	100	[7:5] : [4]	3 bit for preempt priority, 1 bits for sub priority
4	011	[7:4] : None	4 bit for preempt priority, 0 bits for sub priority

Default: 2 bits for preemption, 2 for sub-priority

HAL_NVIC_SetPriorityGrouping(n);



Interrupt Priority Register (IPRx)




Using the IPR register

$$NVIC \rightarrow IP[7] = (6 << 4) & 0xff;$$

Using the function

void HAL_NVIC_SetPriority(IRQn_Type IRQn,
uint32_t PreemptPriority, uint32_t SubPriority);

HAL_NVIC_SetPriority(7, 1, 2);



With default priority group



Example

• Example: Determine execution order of the following interrupt


IRQ #	Priority Level	Interrupt	Preemption	Sub- Priority	Execution Order
3	10	RTC	2	1	2
6	13	EXTI0	3	0	4
7	14	EXTI1	2	0	1
-1	6	Systick	3	0	3

 EXTI1 and RTC can obtain priority execution during EXTI0 and Systick interrupts, as the preempt priority is higher



Enabling Peripheral Interrupts (ISER)

Example: Enable TIM7 Interrupt



Using the ISER register

```
NVIC->ISER[1] = 1 << 12;  // Enable TIM7 (bit 12 of ISER[1])
```


Using the function

```
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
HAL_NVIC_EnableIRQ(TIM7_IRQn); // Enable TIM7, IRQn = 44
```



Disabling Peripheral Interrupts (ICER)

Example: Disable TIM7 Interrupt



Using the ICER register

```
NVIC->ICER[1] = 1 << 12;  // Disable TIM7 (bit 12 of ISER[1])
```

Using the function

```
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);

HAL_NVIC_DisableIRQ(TIM7_IRQn);

### Disable TIM7, IRQn = 44
```



Interrupt vs. subroutine call

BL (function call)	Interrupt	
Jumps to any location	Jumps to a fixed location	
BL is used by the programmer in the sequence of instruction	hardware interrupt can come in at any time	
cannot be masked	Can be masked (disabled)	
Saves only LR register (Value of PC)	Saves CPSR, PC, LR, R12, R3, R2, R1, and R0.	
CPU mode remains unchanged	CPU goes to Handler mode	
On return, restores LR register (Value of PC)	On return, restores CPSR, R15, R14, R12, R3–R0.	