


ID	Task Mode	Task Name	Duration	Start	Finish	Resource Names	Predecessors	16, '15	Aug 30, '15	Sep 13, '15	Sep 27, '15	Oct 11, '15	Oct 25, '15	Nov 8, '15	Nov 22, '15	Dec 6, '15	Dec 20, '15
35		Create and Test filter_accumulator.v	11 days	Fri 9/18/15	Fri 10/2/15	Dhruvit Naik		S	W	S	T	M	F	T	S	W	S
36		Create and Test filter_fifo.v	11 days	Wed 9/23/15	Wed 10/7/15	Dhruvit Naik											
37		Create and Test filter_round_shift_clip.v	11 days	Fri 10/2/15	Fri 10/16/15	Dhruvit Naik											
38		Create filter.v Top-Level	4 days	Sat 10/17/15	Wed 10/21/15	Dhruvit Naik	34,35,36,37										
39		Test filter.v	8 days	Thu 10/22/15	Sat 10/31/15	Dhruvit Naik											
40		Create register.v	37 days	Thu 9/10/15	Fri 10/30/15	Julie Swift											
41		Create and Test register_trig_gen.v	25 days	Thu 9/10/15	Wed 10/14/15	Julie Swift											
42		Create register.v Top-Level	25 days	Thu 9/10/15	Wed 10/14/15	Julie Swift											
43		Test register.v	13 days	Thu 10/15/15	Sat 10/31/15	Julie Swift											
44		Create i2c_slave.v	37 days	Thu 9/10/15	Fri 10/30/15	Whitley Forman											
45		Create and Test i2c_slave_deserializer.v	15 days	Thu 9/10/15	Wed 9/30/15	Whitley Forman											
46		Create and Test i2c_slave_sequencer.v	20 days	Thu 9/17/15	Wed 10/14/15	Whitley Forman											
47		Create and Test i2c_slave_writetoreg.v	20 days	Thu 9/17/15	Wed 10/14/15	Whitley Forman											
48		Create and Test i2c_slave_serializer.v	10 days	Thu 10/8/15	Wed 10/21/15	Whitley Forman											
49		Create i2c_slave.v Top Level	9 days	Wed 10/14/15	Mon 10/26/15	Whitley Forman											
50		Test i2c_slave.v	5 days	Tue 10/27/15	Sat 10/31/15	Whitley Forman											
51		Create chip.v	33 days	Wed 9/16/15	Fri 10/30/15	Zach Nelson											
52		Finish RTL Design	0 days	Fri 10/30/15	Fri 10/30/15	Dhruvit Naik,Julie Swift,Kevir											
53		Create Text Fixtures	23 days	Wed 9/30/15	Fri 10/30/15												
54		Integration Testing	8 days	Sun 11/1/15	Tue 11/10/15		52										
55		Logic Synthesis	8 days	Sun 11/1/15	Tue 11/10/15		21										
56		Floor Planning	6 days	Wed 11/11/15	Wed 11/18/15		55										
57		Place and Route Gates	5 days	Thu 11/19/15	Wed 11/25/15		56										
58		Board Design	26 days	Wed 10/21/15	Wed 11/25/15												
62		Have a Functional FPGA	0 days	Wed 12/2/15	Wed 12/2/15												
63		Write Final Report and Presentation	5 days	Thu 11/26/15	Wed 12/2/15	Dhruvit Naik,Julie Swift,Kevin Cao,Whitley Forman,Zach Nelson											
64		Verification	1 day	Fri 5/6/16	Fri 5/6/16												
65		MOSIS Fabrication Deadline	0 days	Sun 3/6/16	Sun 3/6/16	Dhruvit Naik,Julie Swift,Kevir											



Page 2