


Project: Chip Design.mpp Date: Thu 12/3/15	Task		Inactive Summary		External Tasks	
	Split		Manual Task		External Milestone	
	Milestone		Duration-only		Deadline	
	Summary		Manual Summary Rollup		Progress	
	Project Summary		Manual Summary		Manual Progress	
	Inactive Task		Start-only			
	Inactive Milestone		Finish-only			



Project: Chip Design.mpp
Date: Thu 12/3/15

Task

Split

Milestone

Summary

Project Summary

Inactive Task

Inactive Milestone

Inactive Summary

Manual Task

Duration-only

Manual Summary Rollup

Manual Summary

Start-only

Finish-only

External Tasks

External Milestone

Deadline

Progress


Manual Progress

Page 2

ID		Task Name	% Complete	August 1 8/2	8/16	September 1 8/30	9/13	October 1 9/27	10/11	10/25	November 1 11/8	11/22	Dec
40		Create register.v	75%										
41		Create and Test register_trig_gen.v	94%										
42		Create register.v Top-Level	94%										
43		Test register.v	0%										
44		Create i2c_slave.v	70%										
45		Create and Test i2c_slave_deserializer.v	100%										
46		Create and Test i2c_slave_sequencer.v	93%										
47		Create and Test i2c_slave_writetoreg.v	93%										
48		Create and Test i2c_slave_serializer.v	35%										
49		Create i2c_slave.v Top Level	0%										
50		Test i2c_slave.v	0%										
51		Create chip.v	59%										
52		Finish RTL Design	0%										
53		Create Text Fixtures	20%										
54		Integration Testing	10%										
55		Logic Synthesis	10%										

Project: Chip Design.mpp Date: Thu 12/3/15	Task		Inactive Summary		External Tasks	
	Split		Manual Task		External Milestone	
	Milestone		Duration-only		Deadline	
	Summary		Manual Summary Rollup		Progress	
	Project Summary		Manual Summary		Manual Progress	
	Inactive Task		Start-only			
	Inactive Milestone		Finish-only			

ID		Task Name	% Complete	August 1 8/2	8/16	September 1 8/30	9/13	October 1 9/27	10/11	November 1 10/25	11/8	11/22	Dec
56		Floor Planning	0%										
57		Place and Route Gates	0%										
58		Board Design	0%										
59		Research FPGA's	0%										
60		Purchase FPGA	0%										
61		Write Microcontroller Code	0%										
62		Have a Functional FPGA	0%										
63	✓	Write Final Report and Presentation	100%										
64		PSoC for I2S Stream	5%										
65		Verification	0%										
66		Prepare for Fabrication	0%										
67		MOSIS Fabrication Deadline	0%										
68		Additional FPGA Testing	0%										
69		Final Documentation	0%										
70		Final Presentation and Report II	0%										



Project: Chip Design.mpp Date: Thu 12/3/15	Task		Inactive Summary		External Tasks	
	Split		Manual Task		External Milestone	
	Milestone		Duration-only		Deadline	
	Summary		Manual Summary Rollup		Progress	
	Project Summary		Manual Summary		Manual Progress	
	Inactive Task		Start-only			
	Inactive Milestone		Finish-only			