





D	0	Task Name	Finish	Duration		Septem	ber	_	Novem	nber	-	Januai	у		Mare	1	_	
56	U	Floor Planning	Wed 11/18/15	6 days	В	В		<u>B</u>	В		В	В		В		В	В	
57		Place and Route Gates	Wed 11/25/15	-					ì									
58		Board Design	Wed 11/25/15	26 days						-1								
62		Have a Functional FPGA	Wed 12/2/15	0 days						•	12/2							
63	~	Write Final Report and Presentation	Wed 12/2/15	5 days						=	Dhru	vit Nai	k,Julie	e Swi	ft,Kev	rin Cad	o,Whi	tley
64		PSoC for I2S Stream	Wed 1/27/16	51 days									la la	an Pa	itel			
65		Verification	Mon 2/29/16	29 days														
66		Prepare for Fabrication	Mon 2/29/16	28 days														
67		MOSIS Fabrication Deadline	Sun 3/6/16	0 days											• 3	3/6		
68		Additional FPGA Testing	Wed 4/20/16	33 days														٦
69		Final Documentation	Tue 5/3/16	9 days													ì	
70		Final Presentation and Report II	Wed 5/4/16	0 days														

