

AN61102

PSoC® 3 and PSoC 5LP - ADC Data Buffering Using DMA

Author: Anu M D, Anup Mohan

Associated Project: Yes

Associated Part Family: All PSoC® 3 and PSoC 5LP parts

Software Version: PSoC[®] Creator™ 3.0 SP1
Related Application Notes: AN52705

AN61102 describes how to configure the direct memory access (DMA) to buffer the analog-to-digital converter (ADC) data. It discusses how to overcome some of the limitations of the DMA when buffering the ADC data.

Contents

Introduction	1
Basic Concepts	1
DMA Configuration	2
Channel Configuration	2
TD Configuration	3
Delta-Sigma ADC Output	3
Delta Sigma ADC Coherency Key	4
8-Bit ADC Data Buffering Using DMA	
Example Project	5
16-Bit ADC Data Buffering Using DMA	7
Channel Configuration	
TD Configuration	9
Endian Format	9
Continuous Buffering Example	9
20-Bit ADC Data Buffering Using DMA	10
Using Intermediate Memory Location	10
TD Configuration	13
ADC Coherency	
12-Bit SAR ADC Data Buffering Using DMA	14
Channel Configuration	16
TD Configuration	
Example Projects: Operation and Test Procedure	16
Operation	16
Test Procedure	17
Summary	18
About the Author	18
Document History	19
Worldwide Sales and Design Support	20

Introduction

The DMA controller in PSoC[®] 3 and PSoC 5LP is used to handle data transfer without CPU intervention. This is useful in applications that require ADC data buffering and allows the CPU to do simultaneous tasks.

This application note explains the basics of 8-bit, 16-bit, and 20-bit Delta Sigma ADC data buffering using DMA with example projects. The 20-bit example project accompanying this application note demonstrates problems with data buffering using DMA. These problems occur when the peripheral's spoke width is less than the actual data width. The project describes how to tackle this using multiple DMA channels. The application note also includes an example project on 12-bit SAR ADC data buffering for PSoC 5LP device.

This document assumes that you know how to create designs for PSoC 3 and PSoC 5LP using PSoC Creator. You should also be familiar with DMA APIs. See the AN52705 for a better understanding of DMA basics.

Basic Concepts

The DMA is used to move data from a source to destination without CPU intervention. The DMA controller (DMAC) controls these data transfers. Some basic concepts of the ADC and the DMA used in this document are as follows:

- PHUB: The Peripheral HUB (PHUB) is the central hub that has data buses that connects various on-chip peripherals and memory. The DMAC resides within the PHUB.
- **Spoke**: Spokes are data buses which branch out from the PHUB to various peripherals. Each spoke is connected to one or more peripherals. The spoke data bus width can be either 16 or 32 bits. See PSoC® 3, PSoC® 5 Technical Reference Manual for more



details. The data width of the spoke attached to Delta sigma ADC in PSoC 3 / PSoC 5LP is 16-bit.

- Channel: Channel resides in the DMA controller. Channels use the PHUB to transfer data. The channels fetch the transaction descriptors, access the PHUB spoke for the source and the destination, and transfer data.
- Transaction Descriptor (TD): The TD stores all information required for the data transfer. The information stored in the TD includes the source and the destination addresses, the number of bytes to transfer and other properties of the transfer.
- drq: This refers to the data request terminal of the DMA. This terminal becomes visible when you enable the hardware request for the DMA channel.
- The DMA channel is triggered by the signal given to the hardware request terminal. The ADC generates an End of Conversion (EoC) signal at the end of each conversion and this can be used as the DMA channel trigger to buffer the ADC data.
- nrq: This output terminal of the DMA component can be used to monitor whether the DMA transfer is complete. The TD should be configured (using APIs) to generate appropriate termout signal on the nrq line when the transfer is complete. If the TD is configured to generate termout, a pulse signal (two bus clock cycles wide) appears on the nrq line once the TD transfer is complete. The following sections describe some additional concepts.

DMA Configuration

The various parameters of a DMA transfer are configured using the channel configuration and the TD configuration registers as described in the following section.

Figure 1. DMA Configuration

Channel Configuration	
Source Address(Upper 16)	TD Configuration
Destination Address(Upper 16)	Source Address(Lower 16)
Burst Count(1 to 255)	Destination Address(Lower 16)
Request Per Burst(0 or 1)	Transfer Count
First TD of channel	TD Property
Preserve TD (0 or 1)	Next TD

Channel Configuration

The source addresses and the destination addresses in PSoC 3 and PSoC 5LP are 32 bits wide. The upper 16-bits are configured in channel configuration registers and the lower 16-bits are configured in TD configuration registers.

■ Upper Source Address (16-bits)

Upper 16-bits of 32-bit source address configured in channel configuration registers.

■ Upper Destination Address (16-bits)

Upper 16-bits of 32-bit destination address configured in channel configuration registers

Lower Source Address (16-bit)

Lower 16-bits of 32-bit source address configured in TD configuration registers

■ Lower Destination Address (16-bit)

Lower 16-bits of 32-bit destination address configured in TD configuration registers

Burst Count (1 to 127)

Number of bytes the DMA channel must move from the source to the destination before it releases the spoke. The DMAC acquires the spoke for each burst data movement, moves (copies) the specified number of bytes from the source to the destination (configured in burst count parameter of channel configuration registers) and then releases the spoke. It re-acquires the spoke during the next burst transfer.

■ Request Per Burst(0 or 1)

When multiple bursts are required to finish the DMA data transfer, this parameter determines the nature of the bursts.



0: All subsequent bursts after the first burst are automatically done without a separate request. (Only the first burst transfer must have a DMA request.)

1: All subsequent bursts after the first burst must have individual requests.

■ Initial TD

The channel collects information from the first TD pointer and subsequent TD pointers and keeps it in the TD itself, similar to a linked list. The pointer to the first TD is stored in channel configuration memory and subsequent TD pointers are stored in TD configuration memory, similar to a linked list.

■ Preserve TD(0 or 1)

Defines whether to use TD configuration registers or separate the PHUB working registers to store intermediate TD states.

- 0: Store the intermediate states on top of the original TD chain (TD configuration registers).
- 1: Store the intermediate states separately in a working register to keep the original TD configuration.

Typically TD configurations are preserved so that TD can be repeated.

TD Configuration

■ Transfer Count(0 to 4095)

The total number of bytes to be moved from the source to the destination.

For example, if you want to move 100 bytes of the data from a 16-bit peripheral to a memory buffer, the burst count is set to 2 and transfer count is set to 100.

Next TD

Points to the next TD, similar to a linked list

■ TD Property (Configurable from the list below) Increment Source Address

Increases source address after each burst transfer.

Increment Destination Address

Increments destination address after each burst transfer.

Swap Enable

The PSoC 3 Keil Compiler uses big endian format to store 16-bit and 32-bit variables. But the PSoC 3 peripheral registers uses little endian format. A byte swap on 2-byte or 4-byte words must occur to move the data between array and peripheral registers. For this reason, the DMA must be configured to swap bytes while it moves the data between the peripheral registers and the memory in PSoC 3.

If this TD property is set, DMA swaps the data bytes while it moves the data from the source to the destination.

Swap Size: Used with the Swap Enable setting.

- 0: Swap size is 2 bytes. Every 2 bytes are endian swapped during the DMA transfer.
- 1: Swap size is 4 bytes. Every 4 bytes are endian swapped during the DMA transfer.

Auto Execute Next TD

- 0: The next TD in the chain will be executed only after the next DMA request.
- 1: The next TD in the chain is automatically executed soon after the current TD transfer is finished.

DMA Completion Event

A DMA "done signal" is generated after the data transfer is finished. This is typically used to create an interrupt after the transfer is finished.

Delta-Sigma ADC Output

The Delta-Sigma ADC has programmable resolutions from 8-bits to 20-bits. The Delta-Sigma ADC output is available in 32-bit format consisting of four 8-bit registers: OUTSAMP, OUTSAMPM, OUTSAMPH, and OUTSAMPS registers. The OUTSAMPS register gives sign extension of the data if OUTSAMPH is read as a 16-bit register.

In the default ADC configuration, the output is aligned to the least significant bit (LSB). Hence for an 'n' bit resolution, the ADC result is always available in the least 'n' bits starting from OUTSAMP.

Figure 2. 8-Bit ADC Result

OUTSAMPS (Sign Ext - 0x4e13)	OUTSAMPH (0x4e12)	OUTSAMPM (0x4e11)	OUTSAMP (Addr: 0x4e10)

Figure 3. 16-Bit ADC Result

OUTSAMPS (Sign Ext -0x4e13)	 OUTSAMPM (0x4e11)	OUTSAMP (Addr: 0x4e10)

Figure 4. 20-Bit ADC Result

OUTSAMPS (Sign Ext -0x4e13)	 OUTSAMPM (0x4e11)	OUTSAMP (Addr: 0x4e10)



For SAR ADCs, the 12-bit output data is available in the registers 'SAR[0,1]. WRK0' and 'SAR[0,1]. WRK1'.

Figure 5. 12-Bit SAR ADC Result

SAR[0,1].WRI	K 1	SAR[0,1].WRK0


Delta Sigma ADC Coherency Key

The ADC result registers are protected on reads so that the underlying hardware does not update it when partially read by CPU or DMA. Since the ADC lies on a 16-bit spoke it will only support 8-bit or 16-bit read operation of these registers. When CPU/DMA is reading 32-bit ADC result (4 bytes) as multiple byte (16 bit) read operation, it is possible for ADC to overwrite the result register with a

new sample while the CPU or DMA is reading the current sample. To avoid this problem, the ADC module allows the user to specify the coherency byte using DEC_COHER[SAMP_KEY<1:0>] bits. If any byte of ADC result register is read by CPU or DMA, it will lock the result register from being overwritten until the coherency byte is read. Depending on the configuration of the block, not all bytes of the result registers may be needed. The coherency methodology allows for any size output field and handles it properly.

8-Bit ADC Data Buffering Using DMA

For 8-bit ADC data buffering, the contents of OUTSAMP register should be moved to memory buffer on each EoC. The DMA is triggered using EoC signal from ADC. The block diagram illustrating 8-bit transfer is as follows.







Example Project


The schematic and the ADC component configuration for the project are as follows.

Figure 6. Schematic and ADC configuration for 8-Bit Example

8 Bit ADC buffering using DMA







The hardware request of the DMA channel component is set to rising edge. The hardware request terminal of the DMA channel is connected to the ADC EoC signal so that the DMA channel is requested whenever the ADC result is available. The DMA is enabled on a switch press. Once enabled the DMA channel moves the 16-bit ADC data to memory on every EoC event. Once the DMA buffers the required number of ADC samples, a DMA Transaction Complete signal is generated on the nrq terminal. This signal activates an ISR which disables the DMA channel.

Channel Configuration

Parameter	Project Setting
Upper Source Address	HI16(CYDEV_PERIPH_BASE)
Upper Destination Address	HI16(CYDEV_SRAM_BASE)
Burst Count	1 Byte
Request Per Burst	True (1)
Initial TD	DMA_TD[0]
Preserve TD	Yes(1)

The upper 16 bits of the source address is set to HI16(CYDEV_PERIPH_BASE).

'CYDEV_PERIPH_BASE' is defined in the header file *cydevice.h* that is generated by PSoC Creator. This gives the 32-bit base address for all PSoC 3 and PSoC 5LP peripherals including ADC. The HI16 macro gives the upper 16 bits of this 32-bit address.



The upper 16 bits of RAM variables are given by the macro $\tt HI16\,(CYDEV_SRAM_BASE)$, where $\tt CYDEV_SRAM_BASE$ is the SRAM base address defined in cydevice.h.

In this example, the 8-bit ADC result must be moved from the ADC to memory on each DMA request. For this reason, the burst count is set to 1 and the request per burst is set to true.

The 'Preserve TD' parameter of the channel is set to '1' to preserve the original source and the destination address. This is done so that after N samples are buffered (TD transfer is complete), the source address, the destination address, and the transfer count are automatically reloaded with the initial values and the TD can be repeated again.

TD Configuration

Parameter	Project Setting	
Lower Source Address	LO16 (ADC_DEC_OUTSAMP_PTR)	
Lower Destination Address	LO16 (ADC_sample)	
Transfer Count	Nx1 (No. of samples x Bytes per sample)	
TD property	Increment Destination Address Generate DMA done event	
Next TD	None/repeat to same TD	

The lower 16 bits of the source and the destination address are identified by the LO16 macro. The destination is the 16-bit RAM array "ADC_sample".

The transfer count identifies the total number of bytes to be moved from the source to the destination to finish the transaction. This is set to 'Number of samples × Bytes per Sample' (N).

The TD property (TD_INC_DST_PTR) is set to increment the destination address after each burst transfer. The TD is also defined to generate a transaction complete signal (DMA__TD_TERMOUT_EN) after the specified number of bytes is moved from the ADC to buffer.

The timing diagram for the 8-bit transfer is as follows.

TD Source 0x4E10 0x4E10 0x4E10 0x4E10 Addr TD Dest ВА BA+(N Addr EOC Sample 1 Sample 2 Sample 3 Sample N Sample 1

Figure 7. Timing Diagram for 8-Bit Transfer

BA : Base Address of Memory buffer N : Number of samples

- (1) Destination Address incremented after each transaction
- ② Source and destination addresses are automatically reset to the base address after N samples are buffered


More details on the working and test procedure of the project can be found at the section: Example Projects: Operation and Test Procedure.



16-Bit ADC Data Buffering Using DMA

In a 16-bit ADC configuration, the contents of OUTSAMP and OUTSAMPM registers must be buffered using the DMA. Hence, the burst count of the DMA channel is set to

'2' and the TD transfer count is set to '2 × total number of samples to be buffered'. The block diagram illustrating 8-bit transfer is as follows.



As the previous figure shows, the DMA must move the ADC result (2 bytes) from the source ADC to the destination RAM buffer each time it receives a request. The RAM buffer pointer must be increased after each data movement to point to the next sample location. After the

specific number of ADC samples is collected, the DMA must send a signal that the transaction is finished.


Example Project


The schematic and the ADC component configuration for the project are as follows.



Figure 8. Schematic and ADC Configuration for 16-Bit Example

16 Bit ADC Buffering using DMA






The hardware request of the DMA channel component is set to rising edge. The hardware request terminal of the DMA channel is connected to the ADC EoC signal so that the DMA channel is requested whenever the ADC result is available. The DMA is enabled on a switch press. Once enabled the DMA channel moves the 16-bit ADC data to memory on every EoC event. Once the DMA buffers the required number of the ADC samples, a DMA Transaction Complete signal is generated on the nrq terminal. This signal activates an ISR which disables the DMA channel.

Channel Configuration

Parameter	Project Setting
Upper Source Address	HI16(CYDEV_PERIPH_BASE)
Upper Destination Address	HI16(CYDEV_SRAM_BASE)
Burst Count	2 Bytes
Request Per Burst	True (1)
Initial TD	DMA_TD[0]
Preserve TD	Yes(1)

The upper 16 bits of the source address is set to ${\tt HI16}\,({\tt CYDEV_PERIPH_BASE})$.



<code>'CYDEV_PERIPH_BASE'</code> is defined in the header file <code>cydevice.h</code> that is created generated by PSoC Creator. This gives the 32-bit base address for all PSoC 3 and PSoC 5LP peripherals including the ADC. The HI16 macro gives the upper 16-bits of this 32-bit address.

The upper 16-bits of RAM variables are given by the macro <code>HI16(CYDEV_SRAM_BASE)</code>, where <code>CYDEV_SRAM_BASE</code> is the SRAM base address defined in <code>cydevice.h</code>.

In this example, a 2-byte ADC result must be moved from ADC to memory on each DMA request. For this reason, the burst count is set to 2 and the request per burst is set to true.

The 'Preserve TD' parameter of the channel is set to '1' to preserve the original source and the destination address. This is done so that after N samples are buffered (TD transfer is complete), the source address, the destination address, and the transfer count are automatically reloaded with the initial values and the TD can be repeated again.



TD Configuration

Parameter	Project Setting	
Lower Source Address	LO16 (ADC_DEC_OUTSAMP_PTR)	
Lower Destination Address	LO16 (ADC_sample)	
Transfer Count	Nx2 (No. of samples x Bytes per sample)	
TD property	Increment Destination Address Generate DMA done event Swap Enable required for PSoC3	
Next TD	None/repeat to same TD	

The lower 16 bits of the source and the destination address are identified by the LO16 macro. The destination is the 16-bit RAM array "ADC sample".

The transfer count identifies the total number of bytes to be moved from the source to the destination to finish the transaction. This is set to 'Number of samples × Bytes per Sample' (2N).

The TD property (TD_INC_DST_PTR) is set to increment the destination address and the RAM buffer pointer after

each burst transfer. The TD is also defined to generate a transaction complete signal ($\texttt{DMA}_\texttt{TD}_\texttt{TERMOUT}_\texttt{EN}$) after the specified number of bytes is moved from the ADC to buffer.

For 16-bit and 20-bit ADC data buffering, the data bytes should be swapped while moving data from the ADC to memory in PSoC 3. This is explained in the following section.

Endian Format

With PSoC 3, the Keil 8051 compiler uses big endian format for 16- and 32-bit variables. The PSoC 5LP device uses little endian format for multibyte values. All PSoC 3 and PSoC 5LP peripheral registers including the ADC, store data in little endian format. Therefore, the data byte should be swapped while moving multibyte data from the ADC to memory in PSoC 3. DMA transaction descriptors can be programmed to have bytes swapped while transferring data. The swap size should be set to 2 bytes for 16-bit transfers or 4 bytes for 32-bit transfers. TD_SWAP_EN configuration of the TD is used to swap the bytes while moving data using DMA; the default swap size is 2 bytes.

The timing diagram for a 16-bit transfer is as follows.




Figure 9. Timing Diagram for 16-Bit Transfer

BA: Base Address of Memory buffer

N : Number of samples

- (1) Destination address incremented after each transaction
- Source and destination addresses are automatically reset to the base address after N samples are buffered

Preserve TD parameter is set to 1 to automatically re-initialize the TD after the transfer is complete

Continuous Buffering Example


The continuous buffering example shows how to transfer the data buffered using DMA continuously to a PC using the USBUART of the PSoC. This project is created by

making minor modifications to the above example. The data is transferred in blocks of 64 bytes to the PC. Refer to the USBFS Component Datasheet for more information on USBUART functionality.



20-Bit ADC Data Buffering Using DMA

The block diagram illustrating 20-bit transfer is as follows.



In this project, DMA reads the 32-bit ADC result register on every EoC event and stores the "N" samples in a buffer.

The ADC module is mapped onto a 16-bit spoke and hence the CPU or DMA can only read a maximum of 16-bit data at a time. To read 32-bit ADC result register, the DMA must perform two read operation with address increment and the address must be reset after second read operation to read the ADC result register again in the next EoC event.

The number of bytes to be read on every end of conversion is 4 bytes and hence the burst size should be set to 4 bytes.

Resetting the source register after reading the 4-byte ADC result requires followings:

- The transfer count must be set to 4 bytes. This way the DMA channel is forced to move to next TD after reading 4 bytes.
- The TD must be looped to itself and the DMA channel must be configured to preserve the TD to retain the original source, the destination address and the transfer count to read the 4-byte ADC result register on the following EoC event.

The DMA destination address must be incremented to store the ADC samples in consecutive locations for every conversion. Note that the destination register also gets reset after reading 4 byte ADC result register and hence this DMA configuration reads 4 byte ADC result register and writes to same memory locations on every EoC event.

If we want to buffer "N" samples of ADC in memory buffer, then it is impossible to directly buffer the samples due to this limitation.

The simplest way to tackle this problem is to move the ADC data to an intermediate memory location using the one DMA channel and move data from the intermediate location to the destination buffer using the second DMA channel. This is possible because the internal memory is mapped into 32-bit spoke and does not suffer the limitation of the ADC register being mapped to 16-bit spoke.

Using Intermediate Memory Location

In this method, the data is moved to an intermediate memory location using one DMA channel and from this intermediate memory location to the destination memory buffer using the second DMA channel as shown in Figure 11 and Figure 12.

The memory is mapped to a 32-bit spoke in PSoC 3 and PSoC 5LP. Therefore the DMA can transfer 32-bit data from memory to memory in a burst which eliminates the need for incrementing the address for a 32-bit memory to memory transfer. However in this case the destination address needs to be incremented after each burst transfer to point to the next sample location in the destination buffer.






Figure 10. 20-Bit Data Buffering Using Intermediate Memory Location





Example Project


The schematic and the ADC component configuration for the project are as follows.

Figure 11. ADC_DMA_Memory_20bit Schematic and ADC Configuration

20 Bit ADC buffering using DMA







DMA collects a specified number of ADC samples (N) on a switch press. The DMA channels are enabled on each switch press and disabled after it collects the specified number of ADC samples. A DMA Transaction Complete signal on the nrq terminal on the first DMA channel triggers the second DMA channel and the nrq signal on the second DMA channel activates an ISR, which disables the DMA channels.

The DMA component instance has the name DMA_ADC2Mem. The hardware request of this DMA channel component is set to rising edge. The hardware request terminal of the DMA channel is connected to the ADC EoC signal so that the DMA channel is requested whenever the ADC result is available. The second DMA component has the instance name DMA_Mem2Mem. The hardware request of this DMA channel component is set to rising edge and the hardware request terminal is connected to the nrq terminal for the DMA_ADC2Mem DMA component.

Channel Configuration

Channel: DMA_ADC2Mem		
Parameter	Project Setting	
Upper Source Address	HI16(CYDEV_PERIPH_BASE)	
Upper Destination Address	HI16(CYDEV_SRAM_BASE)	
Burst Count	4 Bytes	
Request Per Burst	True (1)	
Initial TD	DMA_ADC2Mem_TD[0]	
Preserve TD	Yes(1)	

Channel: DMA_Mem2Mem		
Parameter	Project Setting	
Upper Source Address	HI16(CYDEV_SRAM_BASE)	
Upper Destination Address	HI16(CYDEV_SRAM_BASE)	
Burst Count	4 Bytes	
Request Per Burst	True (1)	
Initial TD	DMA_Mem2Mem_TD[0]	
Preserve TD	Yes(1)	



The upper 16 bits of the source address of DMA_ADC2Mem channel is set to HI16 (CYDEV_PERIPH_BASE). 'CYDEV_PERIPH_BASE'is defined in the header file <code>cydevice.h</code> that is created generated by PSoC Creator. This gives the 32-bit base address for all PSoC 3 and PSoC 5LP peripherals including the ADC. The HI16 macro gives the upper 16 bits of this 32-bit address.

The upper 16 bits of RAM variables are given by the macro $\tt HI16(CYDEV_SRAM_BASE)$, where CYDEV_SRAM_BASE is the SRAM base address defined in cydevice.h.

In this example for both the DMA channels, a 4-byte data must be moved to memory on each DMA request. For this reason, the burst count is set to 4 and the request per burst is set to true.

The 'Preserve TD' parameter of the channel is set to '1' to preserve the original source and the destination address. This is done so that after N samples are buffered (TD transfer is complete), the source address, the destination address, and the transfer count are automatically reloaded with the initial values and the TD can be repeated again.

TD Configuration

DMA_ADC2Mem				
Parameter	Project Setting			
Lower Source Address	LO16 (ADC_DEC_OUTSAMP_PTR)			
Lower Destination Address	LO16 (adc_temp)			
Transfer Count	Nx4 (No. of samples x Bytes per sample)			
	Increment Source Address Generate DMA done event Swap Enable required for PSoC3			
TD property	Set Swap size to 4 bytes			
Next TD	None/repeat to same TD			

DMA_Mem2Mem				
Parameter	Project Setting			
Lower Source Address	LO16 (ADC_DEC_OUTSAMP_PTR)			
Lower Destination Address	LO16 (ADC_sample)			
Transfer Count	Nx4 (No. of samples x Bytes per sample)			
	Increment Destination Address			
TD property	Generate DMA done event			
Next TD	None/repeat to same TD			

The lower 16 bits of the source and the destination address are identified by the LO16 macro. The destination for the DMA_ADC2Mem is the 32-bit RAM variable adc_temp and the destination for DMA_Mem2Mem is the 32 bit RAM array ADC sample.

The transfer count identifies the total number of bytes to be moved from source to destination to finish the transaction. This is set to 'Number of samples × Bytes per Sample' (4N).

When the 20-bit data is moved from ADC to memory in PSoC 3, the bytes must be swapped. This is because PSoC 3 peripheral registers use little endian format and the Keil compiler uses big endian format. For more information, see the 'Endian Format' section. The TD_SWAP_EN and TD_SWAP_SIZE4 configurations make the DMA able to swap 4 bytes while it moves data from peripheral to memory.

Also in this case please make sure that the intermediate variable to transfer the ADC data is on an even address boundary since DMA cannot transfer 32 bit data in one burst unless the source and destination address are aligned at the boundaries. Use compiler directives/keywords as given in the attached sample projects to make sure that the temporary location is 32 bit boundary aligned.




Figure 12. Timing Diagram for 32-Bit Transfer

Note 1. The source (ADC) is on a 16-bit spoke and hence the source address is incremented by two after fetching the first two bytes least significant to fetch the most significant word of ADC data.

Note 2. Because the TD is configured to increment source and destination addresses, the source and destination addresses continue to increment after each transaction. The destination is on a 32-bit spoke; therefore, the destination address is incremented by 4 after each burst of 4 bytes.

Note 3. On each EoC trigger, the source address register of DMA_ADC2Mem is reset back to OUTSAMP using DMA_UpdateTDAddr. The DMA_ADC2Mem then moves 32 bits from ADC to memory.

Note 4. Because the 'Preserve TD' parameter of DMA_ADC2Mem is set to zero, source address, destination address, and transfer count are NOT reinitialized by DMAC when the transfer is complete.

Note 5. The TD source address, destination address, and transfer count are re-initialized using APIs after the transfer is complete.

ADC Coherency

The ADC coherency key should be set to the last sample byte that is read by DMA. By default, the ADC component sets OUTSAMP as the coherency key byte. But, for 32-bit buffering using DMA, LSW (OUTSAMP and OUTSAMPM) is read first, followed by MSW (OUTSAMPH and OUTSAMPS). Hence the coherency key must be changed to OUTSAMPH, after the ADC component initialization.


/*Change the ADC coherent key to high
byte*/
 ADC_DelSig_DEC_COHER_REG |=
ADC_DelSig_DEC_SAMP_KEY_HIGH;

This is required because there is no option to automatically decrement TD source address to configure the DMA to read MSW before LSW.

12-Bit SAR ADC Data Buffering Using DMA

In addition to Delta Sigma ADC, the PSoC 5LP device has two SAR ADCs. The maximum resolution of the SAR ADC is 12 bits and the maximum conversion speed attainable is 700 ksps. The DMA configuration required to buffer the 12-bit SAR ADC data are similar to that mentioned in the 16-Bit ADC Data Buffering Using DMA section. The only difference is that instead of OUTSAMP register, the source address of DMA would be set to the SAR ADC data register namely SAR [0, 1].WRK0. The following figure shows a 12-bit SAR ADC to memory signal chain that uses DMA.






An example project named SAR_ADC_DMA_Memory is attached with this application note, which demonstrates 12-bit SAR ADC data buffering using the DMA. More details on the working and test procedure of the project

can be found at the section Example Project: Operation and Test Procedure. The schematic and the SAR ADC component configuration for the project are as follows.

Figure 13. SAR_ADC_DMA_Memory Schematic and SAR ADC Configuration

12 Bit SAR ADC Buffering using DMA



DMA collects a specified number of ADC samples (N) on a switch press. The DMA channel is enabled on each switch press and disabled after it collects the specified number of ADC samples. A DMA Transaction Complete signal on the nrq terminal activates an ISR, which disables the DMA channel. The hardware request of the DMA channel



component is set to rising edge. The hardware request terminal of the DMA channel is connected to the ADC EoC signal so that the DMA channel is requested whenever ADC result is available.

Channel Configuration

Parameter	Project Setting
Upper Source Address	HI16(CYDEV_PERIPH_BASE)
Upper Destination Address	HI16(CYDEV_SRAM_BASE)
Burst Count	2 Bytes
Request Per Burst	True (1)
Initial TD	DMA_TD[0]
Preserve TD	Yes(1)

The upper 16-bits of the source address is set to <code>HII6(CYDEV_PERIPH_BASE)</code>. 'CYDEV_PERIPH_BASE' is defined in the header file <code>cydevice.h</code> that is created generated by PSoC Creator. This gives the 32-bit base address for all PSoC 3 and PSoC 5LP peripherals including ADC. The HI16 macro gives the upper 16-bits of this 32-bit address.

The upper 16-bits of RAM variables are given by the macro $\tt HI16\,(CYDEV_SRAM_BASE)$, where <code>CYDEV_SRAM_BASE</code> is the SRAM base address defined in <code>cydevice.h.</code>

In this example, a 2-byte ADC result must be moved from the ADC to memory on each DMA request. For this reason, the burst count is set to 2 and the request per burst is set to true.

The 'Preserve TD' parameter of the channel is set to '1' to preserve the original source and the destination address. This is done so that after N samples are buffered (TD transfer is complete), the source address, the destination address, and the transfer count are automatically reloaded with the initial values and the TD can be repeated again.

TD Configuration

Parameter	Project Setting		
Lower Source Address	LO16 (ADC_SAR_SAR_WRK0_PTR)		
Lower Destination Address	LO16 (ADC_sample)		
Transfer Count	Nx2 (No. of samples x Bytes per sample)		
TD property	Increment Destination Address Generate DMA done event		
Next TD	None/repeat to same TD		

The lower 16-bits of the source and the destination address are identified by the LO16 macro. The destination is the 16-bit RAM array ADC_sample. Since PSoC 5LP SRAM registers and the peripheral register store data in little endian format, byte swapping is not required.

Example Projects: Operation and Test Procedure

There are four example projects associated with this application note demonstrating 8-bit, 16-bit and 20-bit Delta Sigma ADC data buffering and 12-bit SAR ADC data buffering using the DMA. The projects are available in the AN61102.zip file and are arranged as follows:

- ADC_DMA_Memory_8bit (8 bit buffering example)
- ADC_DMA_Memory_16bit (16 bit buffering example)
- ADC_DMA_Memory_20bit (20 bit buffering example)
- SAR_ADC_DMA_Memory (12 bit SAR ADC buffering example)

These projects are similar except for the ADC configuration and the DMA configuration as explained in the previous sections. Hence the operation and test procedure for all the example projects are same.

Operation

In these projects, the DMA is configured to buffer specified number of ADC samples on a switch press. The DMA channel is enabled on switch press and disabled after collecting the specified number of ADC samples. The DMA configuration details are available in *main.c.*

When the switch is pressed, ISR_Switch triggers and 'switch_flag' is set in the ISR to indicate switch press. The main loop monitors this flag and enables the DMA channels to buffer ADC data.

After buffering the specified number of ADC samples in memory, the nrq signal of the DMA channel connected to ISR_DMA_Done goes high. In *ISR_DMA_Done.c*, the 'DMADone_flag' is set to indicate that the DMA has completed the transfer and the main loop checks 'DMADone_flag' and disables the DMA channel if the flag is set.



Test Procedure

To verify the project,

- Build and program the chip
- Press F5 or click the debug icon to download the program and debug.



Add ADC_sample as a watch variable.

```
void main()
61
62 🖂 {
          uint16 ADC_sample
63 📥
                                   Insert Breakpoint
64
          /* Variable decla 🕒
65
                                   Break Here Once
          uint8 DMA Chan;
66
                                   Add WatchPoint
67
          uint8 DMA TD[1];
                                   Add <u>W</u>atch
68
                                   Run To Cursor
          /* DMA Configurat 🛂
69 📥
70
          #define DMA BYTES
                                   Set Next Instruction
```

■ Put a breakpoint inside if (DMADone flag) as shown in the figure.


```
136
137
             /* If DMA has finished the transfer */
138
             if(DMADone flag)
139
140
                 /* Disable the DMA channel */
                 CyDmaChDisable(DMA Chan);
141
142
143
                 /* Clear the Flag */
144
                 DMADone_flag = 0;
145
             }/* If statement ends here */
146
```

- Press **F5** to run the program. Press **SW1** connected to P1[2] to enable the DMA to start ADC sample buffering.
- The execution stops at the breakpoint after the DMA transfers the specified number of samples from ADC to memory and the result can be verified by monitoring the "ADC_sample" array in the watch window. A sample output for the three example projects are as follows.




8 bit example

16 bit example



20 bit example

12 bit SAR ADC example



Summary

The DMA in PSoC 3 and PSoC 5LP can buffer ADC data without any CPU intervention. Some of the limitations of DMA can be overcome using multiple DMA channels and TDs.

About the Author

Name: Anu M D

Title: Applications Engineer

Background: Anu is an Applications Engineer in

Cypress Semiconductor's Consumer and Computation Division focused on

PSoC applications.

Contact: anmd@cypress.com



Document History

Document Title: PSoC® 3 and PSoC 5LP - ADC Data Buffering Using DMA - AN61102

Document Number: 001-61102

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2963929	ANMD	06/30/2010	New application note
*A	3012497	ANMD	08/20/2010	Updated 20-Bit ADC Data Buffering Using DMA and projects to Beta 5.
*B	3156327	ANMD	01/27/2011	Updated for PSoC Creator 1.0.
*C	3294938	ANMD	06/28/2011	Updated 20-Bit ADC Data Buffering Using DMA and Basic Concept. Added Disable ADC interrupts. Updated project to SP2.
*D	3386960	ANUP	11/08/2011	Added figures 4, 6, 8, 14, 15, and 16. Added 12–Bit SAR ADC Data Buffering Using DMA section. Major rewrite of the application note and updated template.
*E	3446170	NIDH	11/29/2011	Updated for PSoC Creator 2.0
*F	3811896	RRSH	11/14/2012	Updated for PSoC 5LP
*G	3870753	ANMD	01/16/2013	Fixed broken link on page15.
*H	4429438	RNJT	07/03/2014	Fixed typographical errors, updated projects to PSoC Creator 3.0 SP1
*	4515342	RNJT	09/26/2014	Updated the example projects to include a continuous data buffering example.



Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive

Clocks & Buffers cypress.com/go/clocks

Interface cypress.com/go/interface

Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory
PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/usb

Wireless/RF cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

PSoC is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone : 408-943-2600 Fax : 408-943-4730 Website : www.cypress.com

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.