




ID	Task Mode	Task Name	Duration	Start	Finish	Resource Names	Predecessors	6, '15	Aug 30, '15	Sep 13, '15	Sep 27, '15	Oct 11, '15	Oct 25, '15	Nov 8, '15	Nov 22, '15	Dec 6, '15	Dec 20, '15
30	🚀	Create i2so.v Top-Level	13 days	Thu 10/8/15	Sat 10/24/15	Kevin Cao	28,29	S	W	S	T	M	F	T	S	W	S
31	🚀	Create filter.v	37 days	Thu 9/10/15	Sat 10/31/15	Dhruvit Naik											
32	🚀	Creator filter_convolution.v	10 days	Thu 9/10/15	Wed 9/23/15	Dhruvit Naik											
33	🚀	Create filter_accumulator.v	11 days	Wed 9/16/15	Wed 9/30/15	Dhruvit Naik											
34	🚀	Create filter_fifo.v	11 days	Wed 9/23/15	Wed 10/7/15	Dhruvit Naik											
35	🚀	Creator filter_round_shift_clip.v	11 days	Wed 9/30/15	Wed 10/14/15	Dhruvit Naik											
36	🚀	Create filter.v Top-Level	13 days	Thu 10/15/15	Sat 10/31/15	Dhruvit Naik	33,34,35,32										
37	🚀	Create register.v	37 days	Thu 9/10/15	Fri 10/30/15	Julie Swift											
38	🚀	Create register_trig_gen.v	15 days	Thu 9/10/15	Wed 9/30/15	Julie Swift											
39	🚀	Create register.v Top-Level	22 days	Thu 10/1/15	Fri 10/30/15	Julie Swift	38										
40	🚀	Create i2c_slave.v	37 days	Thu 9/10/15	Fri 10/30/15	Whitley Forman											
41	🚀	Create i2c_slave_deserializer.v	10 days	Thu 9/10/15	Wed 9/23/15	Whitley Forman											
42	🚀	Create i2c_slave_serializer.v	11 days	Wed 9/16/15	Wed 9/30/15	Whitley Forman											
43	🚀	Create i2c_slave.v Buffer	11 days	Wed 9/23/15	Wed 10/7/15	Whitley Forman											
44	🚀	Create i2c_slave.v Write to Register	11 days	Wed 9/30/15	Wed 10/14/15	Whitley Forman											
45	🚀	Create i2c_slave.v Read from Register	11 days	Wed 10/7/15	Wed 10/21/15	Whitley Forman											
46	🚀	Create i2c_slave.v Top-Level	7 days	Thu 10/22/15	Fri 10/30/15	Whitley Forman	41,42,43,44,45										
47	🚀	Create chip.v	33 days	Wed 9/16/15	Fri 10/30/15	Zach Nelson											
48	🚀	Finish RTL Design	0 days	Sat 10/31/15	Sat 10/31/15	Dhruvit Naik,Julie Swift,Kevir											
49	🚀	Create Text Fixtures	23 days	Wed 9/30/15	Fri 10/30/15												
50	🚀	Logic Synthesis	8 days	Sun 11/1/15	Tue 11/10/15		21										
51	🚀	Floor Planning	6 days	Wed 11/11/15	Wed 11/18/15		50										
52	🚀	Place and Route Gates	5 days	Thu 11/19/15	Wed 11/25/15		51										
53	🚀	Board Design	26 days	Wed 10/21/15	Wed 11/25/15												
54	🚀	Research FPGA's	5 days	Wed 10/21/15	Tue 10/27/15												
55	🚀	Purchase FPGA	2 days	Wed 10/28/15	Thu 10/29/15		54										
56	🚀	Write Microcontroller Code	16 days	Wed 10/28/15	Wed 11/18/15												
57	🚀	Link Board and FPGA	6 days	Wed 11/18/15	Wed 11/25/15												
58	🚀	Have a Functional FPGA	0 days	Wed 12/2/15	Wed 12/2/15												
59	🚀	Write Final Report and Presentation	5 days	Thu 11/26/15	Wed 12/2/15	Dhruvit Naik,Julie Swift,Kevin Cao,Whitley Forman,Zach Nelson											
60	🚀	Verification	1 day	Fri 5/6/16	Fri 5/6/16												
61	🚀	MOSIS Fabrication Deadline	0 days	Sun 3/6/16	Sun 3/6/16	Dhruvit Naik,Julie Swift,Kevir											



Project: Chip Design Date: Tue 9/8/15	Task		Project Summary		Manual Task		Start-only		Deadline	
	Split		Inactive Task		Duration-only		Finish-only		Progress	
	Milestone		Inactive Milestone		Manual Summary Rollup		External Tasks		Manual Progress	
	Summary		Inactive Summary		Manual Summary		External Milestone			