

---

# Design and Verification of a Complete Application Specific IC

**Members:** Julie Swift, Zachary Nelson\*,  
Dhruvit Naik, Kevin Cao and Whitley Forman

**Advisors:** Dr. Larry Pearlstein and  
Dr. Orlando Hernandez

\* Team Leader

# Agenda


---

- Project Goals
- Open Action Items
- Detailed Specifications
- Project Status:
  - Schedule
  - Work Plan/Tasks
  - Task Details
- Budget
- Summary

# Project Goals

---

- VLSI Design of an ASIC used for audio processing
- Why are we doing this project?
  - Not common at undergraduate level because of high cost
  - MOSIS Educational Program (MEP)
- ASIC versus FPGA
- Why audio processing as our application?
  - Complex and interesting
  - Simple enough so the project can be completed



# Website

- <http://tcnjchip.pages.tcnj.edu/>

Design and Verification of a Complete Application Specific Integrated Circuit (ASIC)


PROJECT ▾ TEAM UPDATES SPONSORSHIP IMAGES CONTACT

SYSTEM DESIGN

RTL DESIGN

SOFTWARE TOOLS

PROJECT HOME



**Project Proposal:** The goal of this project is to go through the very-large scale integration (VLSI) process to create an integrated circuit (IC) that is capable of processing audio signals. The user will be able to upload 512 filter coefficients to the chip that determines how the audio will be filtered. The design will also be implemented on a field-programmable gate array (FPGA) during the Fall semester.


**Current Status:** EDA Tool Installation and RTL Design

# Open Action Items


---

- Downloading the software for Mentor Graphics
  - Assigned to Dhruvit
  - Install Pyxis Place and Route Tool
  - We will evaluate if Mentor Graphics will be sufficient
  - We will consider Cadence and Synopsys if not


# Chip Overview



# Detail Specifications: I2S



# Detail Specifications: I2C\_SLAVE





# Detail Specifications: REGISTER

Address	Register Name	Field Name	Bits	Description	RO/WO/RW	Default Value
0x000	CHIP_INFO					
		ro_chip_id	7:0	Fixed Chip ID	RO	0x1234
		ro_revision_id	15:8	Fixed Revision ID	RO	0
0x004	CONTROL					
		rf_soft_reset	0:0	0- normal operation. 1- assert soft reset	RW	0
		rf_i2si_bist_en	1:1	0- audio source is i2si. 1- audio source is BIST	RW	0x1
		rf_filter_shift	5:2	number of bit positions to shift after filter accumulator	RW	0xF
		rf_filter_clip_en	6:6	1- performs clipping 0- no clipping	RW	0x1
	optional?	rf_i2si_dec_factor	10:7	sample and hold audio values	RW	0
	optional?	rf_i2so_dec_factor	14:11	sample and hold audio values	RW	0
0x008	I2S_CLOCK_CONTROL					
		rf_i2so_clk2sck_div	16:0	half of the clock frequency divided by this #	RW	0x40
0x00C	STATUS					
		trig_fifo_overrun	0:0	fifo overrun clear	WO	NA
		ro_fifo_overrun	1:1	input audio fifo overrun	RO	0
		trig_fifo_underrun	2:2	fifo underrun clear	WO	NA
		ro_fifo_underrun	3:3	output audio fifo underrun	RO	0
0x010	BIST					
		rf_i2si_bist_start_val	12:0	start value of sawtooth wave	RW	0x800
		rf_i2si_bist_incr	20:13	increment of sawtooth wave	RW	0x010
		rf_i2si_bist_upper_limit	32:21	upper limit of the sawtooth wave	RW	0x7FF
0x014	I2C_REG_INDIR_ADDR					
		rf_i2c_reg_indir_addr	11:0	address register used for indirect addressing via i2c	RW	0
0x018	I2C_REG_INDIR_DATA					
		ro_i2c_reg_indir_data	8:0	data access register	RO	NA
0x040	FILT_COEFFS_0_1					
		rf_filter_coef0	15:0	Filter Coefficient 0	RW	0x0
		rf_filter_coef1	31:16	Filter Coefficient 1	RW	0x0
0x044	FILT_COEFFS_2_3					
		rf_filter_coef2	15:0	Filter Coefficient 2	RW	0x0
		rf_filter_coef3	31:16	Filter Coefficient 3	RW	0x0
0x43C	FILT_COEFFS_510_511					
		rf_filter_coef510	15:0	Filter Coefficient 510	RW	0x0
		rf_filter_coef511	31:16	Filter Coefficient 511	RW	0x0

# Detail Specifications: FILTER


---

## Stage 1: Transfer

**When:** Ready to Send and Ready to Receive are both asserted

**What:** Data goes into the FIFO and into a Storage Module

**Transition:** Once there is data in the Storage Module it will transition



# Detail Specifications: FILTER

---

## Stage 2: Convolution

**When:** There is data in the Storage Module

**What:**

**First:** Data from Storage Module(X-Unit) is Multiplied by Values from the Register(H-Unit)

**Second:** Result is Accumulated


**Transition:** When all the data is processed

$$\sum_{k=-\infty}^{+\infty} x[k]h[n-k]$$


# Software Tools

---

- GitHub (Version Control)
- DropBox (Confidential Files)
- CORE 9 (System Design)
- Microsoft Project (Project Management)
- Xilinx ISE Design Suite
- Mentor Graphics\*
- Linux RedHat Operating System




# Project Status: Schedule






# Project Status: Schedule

ID	<div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div>
----	--




# Project Status: Schedule



# Time Schedule

---





# Time Schedule

---

Name	Summer	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Total
Julie	10	5	10	6	5	4	5	7	7	7	7	7	7	7	7	7	108
Zach	64	12	10	10	6	6	6	7	7	7	7	7	7	7	7	7	177
Dhruvit	1	5	5	4	8	8	7	7	7	7	7	7	7	7	7	7	101
Kevin	2	2	5	5	7	8	6	7	7	7	7	7	7	7	7	7	98
Whitley	3	3	5	6	7	8	8	7	7	7	7	7	7	7	7	7	103
Total	80	27	35	31	33	34	32	35	35	35	35	35	35	35	35	35	587

# Work Plan:

---

**Task 1:** System Design - (100% Complete)

**Task 2:** RTL Design - (20% Complete)

**Task 3:** Install EDA Tools - (30% Complete)

**Task 4:** Logic Synthesis - (0% Complete)

**Task 5:** DFT (Design for Testing) - (0% Complete)

**Task 6:** Gate Level Simulation - (0% Complete)

**Task 7:** Place and Route Gates - (0% Complete)

**Task 8:** Verification - (0% Complete)

**Task 9:** Implementation - (0% Complete)

**Task 10:** Documentation

# Task 1: System Design (100% Completed)

---

- CORE - 100%
- Microsoft Project - 100%
- Block Design - 100%
  - Interfaces
  - Functional Requirements
  - Micro-Architecture
  - Design
  - Verification

## Task 2: RTL Design (20% Done)

---

### **Julie:**

- Trig\_Generator - 20%

### **Zach:**

- FIFO created and tested - 100%
- Bist\_Generator created and tested - 100%

### **Kevin:**

- Deserializer - 85%

### **Whitley:**

- I2C Deserializer - 80%

### **Dhruvit:**

- Filter Convolution Accumulator - 40%

## Task 3: Install EDA Tools (30% Done)

---

- Installed Red Hat Linux
  - Armstrong Room 144B
- Mentor Graphics
  - Install Pyxis - Place & Route Tool
- Create a Test Circuit
  - Perform Place & Route

## Tasks 4-8: Logic Synthesis, DFT, Gate Level Simulation, Place and Route, Verification (0% Complete)

---

- Start after completion of RTL Design (end of October)
- Logic Synthesis can begin once EDA tools are installed
- DFT: Using BIST Generator and performing test insertion
- Gate Level Simulation: Search for startup and reset errors, glitches associated with combinational logic, clock cross domain issues, and X propagation

## Tasks 4-8: Logic Synthesis, DFT, Gate Level Simulation, Place and Route, Verification (0% Complete)




---

- Place and Route: Place electronic components, circuitry, and logic elements in limited space. Decide design of all wires needed to connect the placed components
- Verification
  - Develop a Test Plan (Word/CORE 9)
  - Develop RTL Test Environment (Verilog, C++)
  - Test Software (C++)
  - Test Vectors
  - Run and Debug RTL Tests
  - Gate Level Simulation (GLS)

# Task 9: Implementation (0% Done)

---

- Planning to purchase a Nexys 4 Artix-7 FPGA Board
  - Meets clock speed specification @450Mhz (100Mhz needed)
  - Easy implementation of i2c DIP switches
  - Easy implementation of reset button
  - Meets memory size specification @ 16Mbits (~34 Kbits needed)
  - Under budget @ \$180 (\$500 Max)
- Planning to use a stock PSoC5LP from TCNJ
  - Will do i2c control of chip
  - Meets requirement of 100khz i2c bus speed
- Planning to purchase a UDA 1380 Chip
  - ADC for analog audio to i2s conversion
  - Meets specifications for i2s conversion
  - \*Not directly matable to Nxys 4





# Task 10: Documentation

---

- GitHub being used as repository for all documents
  - Has been shown to be useful for for easy one place sharing of materials
  - Some changes to design have required in person meetings for relevant parties to understand what the change is
- Testbench
  - Corner testing testbench files stored on Github
  - Corner Test results also stored on Github
- Dropbox
  - Storing all IBM confidential information
- Core 9
  - Tracking all requirements of the system

# Budget

---

Item	Cost
Electronic Design Automation Tools	\$0.00
ISE Design Suite 14.7	\$0.00
CORE 9 University	\$0.00
MOSIS Fabrication	\$0.00
Crystal Oscillators	\$20.00
Field Programmable Gate Array (FPGA)	\$180.00
UDA 1380 Board	\$20.00
CY8CKIT-050 PSoC 5LP Development Kit	\$0.00
<b>Total</b>	<b>\$220.00</b>

# Summary/Conclusion

---

- Design Specifications and requirements are finished
- RTL Synthesis is still ongoing
  - This is the Bulk of our work this semester
- Software tools are being installed
  - Mentor Graphics is to be evaluated
- Hardware has been selected
  - Has yet to be purchased
- We are on target with the schedule besides small delays and trouble with RTL modules
- We are well under budget
- Documentation continues