

# Dual, 200mA, Low-I<sub>Q</sub> Low-Dropout Regulator for Portable Devices

#### **FEATURES**

- Very Low Dropout:
  - 150mV at  $I_{OUT}$  = 200mA and  $V_{OUT}$  = 2.8V
  - 75mV at  $I_{OUT}$  = 100mA and  $V_{OUT}$  = 2.8V
  - 40mV at I<sub>OUT</sub> = 50mA and V<sub>OUT</sub> = 2.8V
- 2% Accuracy Over Temperature
- Low I<sub>Q</sub> of 35μA per Regulator
- Multiple Fixed Output Voltage Combinations Possible from 1.2V to 4.8V
- High PSRR: 70dB at 1kHz
- Stable with Effective Capacitance of 0.1μF<sup>(1)</sup>
- Over-Current and Thermal Protection
- Dedicated V<sub>REF</sub> for Each Output Minimizes Crosstalk
- Available in 1.5mm x 1.5mm SON-6 Package
- (1) See the Input and Output Capacitor Requirements in the Application Information section

#### **APPLICATIONS**

- Wireless Handsets, Smart Phones, PDAs
- MP3 Players and Other Handheld Products

#### DESCRIPTION


The TLV710 and TLV711 series of dual, low-dropout (LDO) linear regulators are low quiescent current devices with excellent line and load transient performance. These LDOs are designed for power-sensitive applications. These devices provide a typical accuracy of 2% over temperature.

The TLV711 series provides an active pulldown circuit to quickly discharge the outputs.


In addition, the TLV711-D series of devices have pull-down resistors at the EN pins. This design helps in disabling the device when the signal-driving EN pins are in a weak, indeterminate state (for example, the GPIO of a processor that might be three-stated during startup). The pull-down resistor pulls the voltage to the EN pins down to 0V, thus disabling the device.

The TLV710 and TLV711 series are available in a 1.5mm x 1.5mm SON-6 package, and are ideal for handheld applications.





#### **Typical Application Circuit**



₩.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION(1)

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
	XX is nominal output voltage of channel 1 (for example 18 = 1.8V). YY is nominal output voltage of channel 2 (for example 28 = 2.8V). Q is optional. Use "U" for devices with EN pin pull-up resistor, and "D" for devices with EN pin pull-down resistor. WWW is package designator. Z is package quantity. Use "R" for reel (3000 pieces), and "T" for tape (250 pieces).

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) Output voltages from 1.2V to 4.8V in 50mV increments are available through the use of innovative factory OTP programming; minimum order quantities may apply. Contact factory for details and availability.

#### **ABSOLUTE MAXIMUM RATINGS**(1)

At  $T_1 = -40$ °C to +125°C (unless otherwise noted).

		VAL	UE				
		MIN	MAX	UNIT			
	IN	-0.3	+6.0	V			
Voltage <sup>(2)</sup>	EN	-0.3	V <sub>IN</sub> + 0.3	V			
	OUT	-0.3	+6.0	V			
Current	OUT	Internally	Internally limited				
Output short-circuit duration		Indefi	nite	s			
Tanan anatum	Operating junction, T <sub>J</sub>	<b>-</b> 55	+150	°C			
Temperature	Storage, T <sub>stg</sub>	<b>-</b> 55	+150	°C			
	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2	kV			
Electrostatic Discharge Rating	Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V			

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

#### THERMAL INFORMATION(1)

		TLV710, TLV711		
	THERMAL METRIC <sup>(2)</sup>	DSE	UNITS	
		6 PINS		
ΨЈТ	Junction-to-top characterization parameter	6	°C/W	

<sup>(1)</sup> See the *Power Dissipation* section for more details.

<sup>(2)</sup> All voltages with respect to ground.

<sup>(2)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### **ELECTRICAL CHARACTERISTICS**


At  $T_J$  = +25°C,  $V_{IN}$  =  $V_{OUT(TYP)}$  + 0.5V or 2.0V (whichever is greater),  $I_{OUT}$  = 10mA,  $V_{EN1}$  =  $V_{EN2}$  = 0.9V, and  $C_{OUT1}$  =  $C_{OUT2}$  =  $1\mu F$ , unless otherwise noted.

				TLV7	TLV710, TLV711				
	PARAMETER	TI	EST CONDITIONS	MIN	TYP	MAX	UNIT		
V <sub>IN</sub>	Input voltage range			2.0		5.5	V		
Vo	Output voltage range			1.2		4.8	V		
V <sub>OUT</sub>	DC output accuracy	-40°C ≤ T <sub>J</sub> ≤ +125	°C	-2		+2	%		
$\Delta V_{O}/\Delta V_{IN}$	Line regulation	V <sub>OUT(NOM)</sub> + 0.5V ≤	≤ V <sub>IN</sub> ≤ 5.5V		1	5	mV		
$\Delta V_O / \Delta I_{OUT}$	Load regulation	0mA ≤ I <sub>OUT</sub> ≤ 200n	nA		5	15	mV		
		$V_{IN} = 0.98V \times V_{OU}$ 2V \le V_{OUT} < 2.4V	$I_{(NOM)}$ , $I_{OUT} = 200mA$ ,		200	285	mV		
V	Drangut valtage	$V_{IN} = 0.98V \times V_{OU}$ 2.4V \le V_{OUT} < 2.8V	T(NOM), I <sub>OUT</sub> = 200mA,		175	250	mV		
$V_{DO}$	Dropout voltage	$V_{IN} = 0.98V \times V_{OU}$ 2.8V \le V_{OUT} < 3.3V	T(NOM), I <sub>OUT</sub> = 200mA,		150	215	mV		
		$V_{IN} = 0.98V \times V_{OU}$ 3.3V \le V_{OUT} \le 4.8V	<sub>T(NOM)</sub> , I <sub>OUT</sub> = 200mA,		140	200	mV		
I <sub>CL</sub>	Output current limit	$V_{OUT} = 0.9V \times V_{OU}$	JT(NOM)	220	350	550	mA		
		V <sub>EN1</sub> = high, V <sub>EN2</sub>	= low, l <sub>OUT1</sub> = 0mA		35		μА		
$I_Q$	Quiescent current	$V_{EN1} = Iow, V_{EN2} =$	high, I <sub>OUT2</sub> = 0mA		35		μА		
		V <sub>EN1</sub> = high, V <sub>EN2</sub>	= high, I <sub>OUT</sub> = 0mA		70	110	μA		
I <sub>GND</sub>	Ground pin current	$I_{OUT1} = I_{OUT2} = 200$	)mA		360		μA		
I <sub>SHUTDOWN</sub>	Shutdown current	$V_{EN1,2} \le 0.4V, 2.0V$	/ ≤ V <sub>IN</sub> ≤ 4.5V		2.5	4	μΑ		
			f = 10Hz		80		dB		
			f = 100Hz		75		dB		
PSRR	Power-supply rejection ratio	V <sub>OUT</sub> = 1.8V	f = 1kHz		70		dB		
			f = 10kHz		70		dB		
			f = 100kHz		50		dB		
$V_N$	Output noise voltage	BW = 100Hz to 10	$0kHz$ , $V_{OUT} = 1.8V$		48		$\mu V_{RMS}$		
t <sub>STR</sub>	Startup time <sup>(1)</sup>	$C_{OUT} = 1.0 \mu F, I_{OUT}$	-= 200mA		100		μS		
$V_{HI}$	Enable high (enabled)			0.9		$V_{IN}$	V		
$V_{LO}$	Enable low (shutdown)			0		0.4	V		
le.	Enable pin current, enabled	TLV710, TLV711			0.04		μΑ		
I <sub>EN</sub>	Lilable pili culterit, eriableu	TLV710-D, TLV71	1-D		6		μΑ		
UVLO	Undervoltage lockout	V <sub>IN</sub> rising			1.9		V		
$T_J$	Operating junction temperature			-40		+125	°C		
Ton	Thermal shutdown temperature	Shutdown, temper	ature increasing		+165		°C		
$T_{SD}$	memai siiutuowii temperature	Reset, temperature	e decreasing		+145		°C		

<sup>(1)</sup> Startup time = time from EN assertion to 0.98 x  $V_{OUT(NOM)}$ .




#### **FUNCTIONAL BLOCK DIAGRAM**





#### **PIN CONFIGURATION**

DSE PACKAGE 1.5mm x 1.5mm SON-6 (TOP VIEW)




#### **PIN DESCRIPTIONS**


NAME	PIN NO.	DESCRIPTION
EN1	1	Enable pin for regulator 1. Driving EN1 over 0.9V turns on regulator 1. Driving EN below 0.4V puts regulator 1 into shutdown mode.
IN	2	Input pin. A small capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.
EN2	3	Enable pin for regulator 2. Driving EN2 over 0.9V turns on regulator 2. Driving EN2 below 0.4V puts regulator2 into shutdown mode.
GND	4	Ground pin.
OUT2	5	Regulated output voltage pin. A small 1µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.
OUT1	6	Regulated output voltage pin. A small 1µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.




#### TYPICAL CHARACTERISTICS

Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .





LINE REGULATION: V<sub>OUT1</sub>



LINE REGULATION: V<sub>OUT2</sub> (TLV7101828)

Figure 2.





Figure 3.

LINE REGULATION: V<sub>OUT1</sub> (TLV7103333)



LINE REGULATION: V<sub>OUT2</sub>

Figure 4.





Figure 5.

Figure 6.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .



(TLV7103333) 3.40  $I_{OUT1} = 0mA$   $I_{OUT2} = 200mA$ 3.38 3.36 3.34 3.32 V<sub>OUT</sub> (V) 3.30 3.28 3.26 +125°C +85°C 3.24 - +25°C 3.22 -40°C 3.20


LINE REGULATION: V<sub>OUT2</sub>


Figure 7.


V<sub>IN</sub> (V) Figure 8.

4.6

3.8 4.0 4.2












Figure 9.





LINE REGULATION: V<sub>OUT2</sub> (TLV7111525)





Figure 12.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .






Figure 14.




Figure 15.




Figure 16.




Figure 17.





Figure 18.





Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , and  $C_{OUT3} = 1\mu F$ , a unless otherwise noted. Typical values are at  $T_J = +25$ °C.



**DROPOUT VOLTAGE** vs INPUT VOLTAGE 120  $V_{OUT1} = V_{OUT2} = 4.8V$  $I_{OUT} = 100mA$ 100 80  $V_{DO}$  (mV) 60 40 +125°C +85°C 20 +25°C -40°C 0 2.0 2.4 2.8 3.2 3.6  $V_{IN}(V)$ 

Figure 19.








Figure 20.





Figure 21.

#### DROPOUT VOLTAGE vs OUTPUT CURRENT: Vout2 (TLV7101828)



DROPOUT VOLTAGE vs OUTPUT CURRENT: V<sub>OUT1</sub>/V<sub>OUT2</sub> (TLV7103333)




Figure 24.

Submit Documentation Feedback



Over operating temperature range of  $T_J$  = -40°C to +125°C,  $V_{EN1}$  =  $V_{EN2}$  =  $V_{IN}$ ,  $C_{IN}$  =  $1\mu F$ ,  $C_{OUT1}$  =  $1\mu F$ , and  $C_{OUT2}$  =  $1\mu F$ , and  $C_{OUT2}$  =  $1\mu F$ , and  $C_{OUT2}$  =  $1\mu F$ , and  $C_{OUT3}$  =  $1\mu F$ , and  $C_{OU$ unless otherwise noted. Typical values are at  $T_J = +25$ °C.

#### DROPOUT VOLTAGE vs OUTPUT CURRENT: V<sub>OUT2</sub> (TLV7111525)




Figure 25.

# (TLV7101828)

OUTPUT VOLTAGE vs TEMPERATURE: V<sub>OUT1</sub>




Figure 26.

#### **OUTPUT VOLTAGE vs TEMPERATURE: VOUT2** (TLV7101828)




Figure 27.

#### **OUTPUT VOLTAGE vs TEMPERATURE: Vout1** (TLV7103333)




Figure 28.

#### **OUTPUT VOLTAGE vs TEMPERATURE: V<sub>OUT2</sub>** (TLV7103333)




Figure 29.

#### **OUTPUT VOLTAGE vs TEMPERATURE: Vout1** (TLV7111525)




Figure 30.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT1} = 1 \mu F$ , and  $C_{OUT2} = 1 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

# OUTPUT VOLTAGE vs TEMPERATURE: V<sub>OUT2</sub> (TLV7111525)




Figure 31.

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q1</sub> (TLV7101828)




Figure 32.

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q2</sub> (TLV7101828)




Figure 33.

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q1</sub> (TLV7103333)




Figure 34.

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q2</sub> (TLV7103333)




Figure 35.

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q1</sub> (TLV7111525)




Figure 36.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT1} = 1 \mu F$ , and  $C_{OUT2} = 1 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

### GROUND PIN CURRENT vs INPUT VOLTAGE: I<sub>Q2</sub> (TLV7111525)




Figure 37.

### GROUND PIN CURRENT vs LOAD: I<sub>Q1</sub> (TLV7101828)




Figure 38.

### GROUND PIN CURRENT vs LOAD: I<sub>Q2</sub> (TLV7103333)




Figure 39.

### GROUND PIN CURRENT vs LOAD: I<sub>Q1</sub> (TLV7111525)




Figure 40.

# SHUTDOWN CURRENT vs INPUT VOLTAGE (TLV7101828)




Figure 41.

### SHUTDOWN CURRENT vs INPUT VOLTAGE (TLV7103333)





Figure 42.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .



CURRENT LIMIT vs INPUT VOLTAGE: I<sub>CL1</sub> (TLV7101828)







Figure 44.


CURRENT LIMIT vs INPUT VOLTAGE: I<sub>CL2</sub> (TLV7101828)



CURRENT LIMIT vs INPUT VOLTAGE: I<sub>CL1</sub> (TLV7103333)







CURRENT LIMIT vs INPUT VOLTAGE: I<sub>CL1</sub> (TLV7111525)

Figure 46.






Figure 48.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .



### POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY (TLV7101828)



### POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY (TLV7111525)




Figure 52.

### POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY (TLV7103333)




Figure 51.

### OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY (TLV7101828)




Figure 53.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT1} = 1 \mu F$ , and  $C_{OUT2} = 1 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

### OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY (TLV7103333)





Figure 54.

#### LINE TRANSIENT RESPONSE V<sub>OUT1</sub> = 1.2V, V<sub>OUT2</sub> = 1.2V



Time (200µs/div)

#### LINE TRANSIENT RESPONSE V<sub>OUT1</sub> = 1.8V, V<sub>OUT2</sub> = 2.8V

Figure 56.




Figure 58.

### OUTPUT SPECTRAL NOISE DENSITY vs FREQUENCY (TLV7111525)





Figure 55.


#### LINE TRANSIENT RESPONSE V<sub>OUT1</sub> = 1.2V, V<sub>OUT2</sub> = 1.2V



Time (200µs/div)

Figure 57.

#### LINE TRANSIENT RESPONSE V<sub>OUT1</sub> = 1.8V, V<sub>OUT2</sub> = 2.8V




Time (200µs/div)

Figure 59.




Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1\mu F$ ,  $C_{OUT1} = 1\mu F$ , and  $C_{OUT2} = 1\mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .

#### LINE TRANSIENT RESPONSE



Time (200 $\mu$ s/div) Figure 60.

### LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 1.2V, V_{OUT2} = 1.2V$



Time (50 $\mu$ s/div)

Figure 61.

### LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 1.8V, V_{OUT2} = 2.8V$





Figure 63.


### LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 1.2V, V_{OUT2} = 1.2V$



Time (50µs/div)

Figure 62.

# LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 1.8V, V_{OUT2} = 2.8V$




Time (50µs/div)

Figure 64.



Over operating temperature range of  $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{EN1} = V_{EN2} = V_{IN}$ ,  $C_{IN} = 1 \mu F$ ,  $C_{OUT1} = 1 \mu F$ , and  $C_{OUT2} = 1 \mu F$ , unless otherwise noted. Typical values are at  $T_J = +25^{\circ}C$ .


# LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 4.8V, V_{OUT2} = 4.8V$



Time (50µs/div)

Figure 65.


# $V_{IN}$ RAMP UP, RAMP DOWN RESPONSE $V_{OUT1} = 1.2V, V_{OUT2} = 1.2V$



Time (200ms/div)

Figure 67.


# LOAD TRANSIENT RESPONSE AND CROSSTALK $V_{OUT1} = 4.8V,\, V_{OUT2} = 4.8V$



ime (σομε/αίν)

Figure 66.


### $V_{IN}$ RAMP UP, RAMP DOWN RESPONSE $V_{OUT1} = 1.8V, V_{OUT2} = 2.8V$



Time (200ms/div)

Figure 68.

#### **VIN RAMP UP, RAMP DOWN RESPONSE**



Time (200ms/div)

Figure 69.



#### APPLICATION INFORMATION

The TLV710 and TLV711 series of devices belong to a new family of next generation, value LDO regulators. These devices consume low guiescent current and deliver excellent line and load transient performance. These features, combined with low noise, very good PSRR with little  $(V_{IN})$  to  $V_{O(IT)}$ headroom, make these devices ideal for RF portable applications. This family of LDO regulators offers current limit and thermal protection, and is specified from -40°C to +125°C.

#### INPUT AND OUTPUT CAPACITOR REQUIREMENTS

1.0μF X5R- and X7R-type ceramic capacitors are recommended because they have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV710 and TLV711 are designed to be stable with an effective capacitance of  $0.1\mu F$  or larger at the output. Thus, the device would also be stable with capacitors of other dielectrics, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1μF. This effective capacitance refers to the capacitance that the device sees under operating bias voltage and temperature conditions (that is, the capacitance after taking bias voltage and temperature derating into consideration.)

In addition to allowing the use of cost-effective dielectrics, these devices also enable using smaller footprint capacitors that have a higher derating in size-constrained applications.

Note that using a 0.1µF rating capacitor at the output of the LDO regulator does not ensure stability because the effective capacitance under operating conditions would be less than 0.1 µF. The maximum ESR should be less than  $200m\Omega$ .

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1µF to 1.0µF low ESR capacitor across the IN and GND pins of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast-rise-time load transients are anticipated. or if the device is not located near the power source. If source impedance is more than  $2\Omega$ , a  $0.1\mu$ F input capacitor may be necessary to ensure stability.

#### BOARD LAYOUT RECOMMENDATIONS TO IMPROVE PSRR AND NOISE PERFORMANCE

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V<sub>IN</sub> and V<sub>OUT</sub>, with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR.

#### INTERNAL CURRENT LIMIT

The TLV710 and TLV711 internal current limits help protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. In such a case, the output voltage is not regulated, and is  $V_{OUT} = I_{LIMIT} \times R_{LOAD}$ .

The PMOS pass transistor dissipates (V<sub>IN</sub> - V<sub>OUT</sub>) × I<sub>LIMIT</sub> until thermal shutdown is triggered and the device is turned off. As the device cools down, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the Thermal Information section for more details. The PMOS pass element in the TLV710 and TLV711 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of rated output current is recommended.

#### SHUTDOWN

The enable pin (EN) is active high. The device is enabled when EN pin goes above 0.9V. This relatively lower value of voltage needed to turn the LDO regulator on can be used to enable the device with the GPIO of recent processors whose GPIO voltage is lower than traditional microcontrollers.

The device is turned off when the EN pin is held at less than 0.4V. When shutdown capability is not required, the EN pin can connected to the IN pin.

The TLV711 has internal pull-down circuitry that discharges output with a time constant of:

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT}$$

R<sub>I</sub> = load resistance  $C_{OUT}$  = output capacitor (1)



#### **DROPOUT VOLTAGE**

The TLV710 and TLV711 use a PMOS pass transistor to achieve low dropout. When  $(V_{\text{IN}} - V_{\text{OUT}})$  is less than the dropout voltage  $(V_{\text{DO}})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{\text{DS}(\text{ON})}$  of the PMOS pass element.  $V_{\text{DO}}$  scales approximately with the output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as  $(V_{\text{IN}} - V_{\text{OUT}})$  approaches dropout.

#### TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

The TLV710 and TLV711 each have a dedicated  $V_{\text{REF}}$ . Consequently, crosstalk from one channel to the other as a result of transients is close to 0V.

#### **UNDERVOLTAGE LOCKOUT (UVLO)**

The TLV710 and TLV711 use an undervoltage lockout circuit to keep the output shut off until the internal circuitry is operating properly.

#### THERMAL INFORMATION

Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered;

use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TLV710 and TLV711 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV710/ TLV711 into thermal shutdown degrades device reliability.

#### POWER DISSIPATION

The ability to remove heat from a die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.

Performance data for the TLV710 evaluation module (EVM) are shown in Table 1. The EVM is a 2-layer board with 2 ounces of copper per side. The dimension and layout are shown in Figure 70 and Figure 71. Using heavier copper increases the effectiveness of removing heat from the device. The addition of plated through-holes in the heat-dissipating layer also improves the heatsink effectiveness. Power dissipation depends on input voltage and load conditions.

Power dissipation (P<sub>D</sub>) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

#### PACKAGE MOUNTING

Solder pad footprint recommendations for the TLV710 and TLV711 are available from the Texas Instruments Web site at www.ti.com. The recommended land pattern for the DSE (SON-6) package is shown in Figure 72.

**Table 1. TLV710 EVM Dissipation Ratings** 

PACKAGE	$R_{\thetaJA}$	T <sub>A</sub> < +25°C	$T_A = +70^{\circ}C$	$T_A = +85^{\circ}C$
DSE	170°C/W	585mW	320mW	235mW






Figure 70. Top Layer





Figure 71. Bottom Layer



### DSE (S-PDSO-N6)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is a QFN that does not have a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

Figure 72. Land Pattern Drawing for DSE (SON-6) Package





23-Jun-2023 www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV7101828DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QW	Samples
TLV7101828DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	QW	Samples
TLV7103318DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UE	Samples
TLV7103318DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UE	Samples
TLV7111225DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ВТ	Samples
TLV7111225DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ВТ	Samples
TLV7111233DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TP	Samples
TLV7111233DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TP	Samples
TLV7111323DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	WH	Samples
TLV7111323DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WH	Samples
TLV7111333DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YY	Samples
TLV7111333DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YY	Samples
TLV7111518DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UT	Samples
TLV7111518DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UT	Samples
TLV7111533DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YD	Samples
TLV7111533DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YD	Samples
TLV7111812DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BS	Samples
TLV7111812DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BS	Samples
TLV7111830DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	GB	Samples
TLV7111830DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	GB	Samples





23-Jun-2023 www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV7111833DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UQ	Samples
TLV7111833DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UQ	Samples
TLV7111930DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CV	Samples
TLV7111930DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CV	Samples
TLV71125125DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TM	Samples
TLV71125125DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	TM	Samples
TLV7112525DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SX	Samples
TLV7112525DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	SX	Samples
TLV71128512DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9M	Samples
TLV71128512DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	9M	Samples
TLV71128518DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	WV	Samples
TLV71128518DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WV	Samples
TLV711285285DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UU	Samples
TLV711285285DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	UU	Samples
TLV7113025DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BR	Samples
TLV7113025DSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	BR	Samples
TLV7113030DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	WS	Samples
TLV7113030DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WS	Samples
TLV7113318DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VW	Samples
TLV7113318DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	VW	Samples
TLV71133285DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	YE	Samples

www.ti.com 23-Jun-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71133285DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	YE	Samples
TLV7113330DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	WZ	Samples
TLV7113330DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	WZ	Samples
TLV7113333DDSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	RV	Samples
TLV7113333DDSET	ACTIVE	WSON	DSE	6	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	RV	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

#### **PACKAGE OPTION ADDENDUM**

www.ti.com 23-Jun-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLV710:

Automotive : TLV710-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



www.ti.com 23-Jun-2023

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7101828DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7101828DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7103318DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7103318DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111225DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111225DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111233DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111233DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111323DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111323DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111333DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111333DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111518DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7111518DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7111518DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111533DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2




### **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jun-2023

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV7111533DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7111812DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111812DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111830DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111830DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111833DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7111833DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7111930DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7111930DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV71125125DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV71125125DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7112525DSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7112525DSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV71128512DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV71128512DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV71128518DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV71128518DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV71128518DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV711285285DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV711285285DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV711285285DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV711285285DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113025DSER	WSON	DSE	6	3000	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7113025DSET	WSON	DSE	6	250	180.0	8.4	1.83	1.83	0.89	4.0	8.0	Q2
TLV7113030DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113030DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113318DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113318DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113318DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV71133285DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV71133285DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV71133285DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV71133285DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113330DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113330DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113330DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113330DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113333DDSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TLV7113333DDSER	WSON	DSE	6	3000	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113333DDSET	WSON	DSE	6	250	179.0	8.4	1.8	1.8	1.0	4.0	8.0	Q2
TLV7113333DDSET	WSON	DSE	6	250	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2



www.ti.com 23-Jun-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7101828DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7101828DSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7103318DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7103318DSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7111225DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV7111225DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7111233DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV7111233DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7111323DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7111323DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7111333DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7111333DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7111518DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV7111518DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV7111518DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7111533DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7111533DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7111812DSER	WSON	DSE	6	3000	183.0	183.0	20.0



### PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2023

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV7111812DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7111830DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV7111830DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7111833DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV7111833DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV7111930DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV7111930DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV71125125DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV71125125DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7112525DSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7112525DSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV71128512DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV71128512DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV71128518DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV71128518DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV71128518DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV711285285DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV711285285DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV711285285DDSET	WSON	DSE	6	250	203.0	203.0	35.0
TLV711285285DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV7113025DSER	WSON	DSE	6	3000	183.0	183.0	20.0
TLV7113025DSET	WSON	DSE	6	250	183.0	183.0	20.0
TLV7113030DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7113030DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7113318DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV7113318DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV7113318DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV71133285DDSER	WSON	DSE	6	3000	203.0	203.0	35.0
TLV71133285DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV71133285DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV71133285DDSET	WSON	DSE	6	250	203.0	203.0	35.0
TLV7113330DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV7113330DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7113330DDSET	WSON	DSE	6	250	200.0	183.0	25.0
TLV7113330DDSET	WSON	DSE	6	250	205.0	200.0	33.0
TLV7113333DDSER	WSON	DSE	6	3000	205.0	200.0	33.0
TLV7113333DDSER	WSON	DSE	6	3000	200.0	183.0	25.0
TLV7113333DDSET	WSON	DSE	6	250	203.0	203.0	35.0
TLV7113333DDSET	WSON	DSE	6	250	205.0	200.0	33.0




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. This package is lead-free.





PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated