

VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF COMPUTER SCIENCE AND ENGINEERING



Logic Design Project

Camera Data Acquisition and HDMI Output on FPGA

Advisor: MSc. Huynh Phuc Nghi
Student: Nguyễn Trương Đức Tài | 2252723

HO CHI MINH CITY, DECEMBER 2025



Contents

1	Introduction	4
1.1	Project Context	4
1.2	Problem Statement	4
1.3	Project Objectives	5
2	Hardware Architecture	5
2.1	The Arty Z7 Platform	5
2.2	Peripheral Setup	6
2.3	Hardware Setup and Configuration	6
2.3.1	1. System Initialization	7
2.3.2	2. Hardware Interface	7
2.3.3	3. Boot Sequence Verification	8
2.3.4	4. Network Configuration and Access	8
2.4	Programmable Logic (PL) Design	9
3	Software Environment	10
3.1	Operating System: PYNQ Linux	10
3.2	Video Capture Interface: V4L2	10
3.3	Image Processing Library: OpenCV	13
3.4	Display Interface: PYNQ Video Subsystem	13
4	System Implementation	13
4.1	The Multi-Threaded Pipeline Architecture	13
4.2	Thread 1: Frame Capture	14
4.3	Thread 2: The Processing Unit	14
4.4	Thread 3: Display and Visualization	14
4.5	Queue Management and Synchronization	15
5	Motion Detection Algorithm	15
5.1	Algorithm Selection	15
5.2	Implementation Logic	15
6	Motion Detection Results	17
6.1	Experimental Setup	17
6.2	Visual Demonstration	17
6.3	Performance Analysis	17
6.4	Analysis	19
7	Real-time Edge Detection	19
7.1	Implementation Workflow	19
7.2	Algorithm Logic (Pseudo-code)	20
7.3	Performance Comparison: 720p vs 1080p	20
7.4	Comparison: Edge Detection vs. Motion Detection	21



8	Challenges, Limitations, and Future Work	21
8.1	Color Space Mismatch	21
8.2	Face Detection Timeout	21
8.3	USB Bandwidth Limitations	22
8.4	Latency Accumulation	22
8.5	System Limitations	22
8.6	Future Improvements	22
9	Conclusion	22

Abstract

This report details the design and implementation of a real-time video processing system on the Digilent Arty Z7 FPGA platform. The project aims to demonstrate the capabilities of heterogeneous System-on-Chip (SoC) architectures in edge computing applications. The core objective was to establish a high-performance video pipeline capable of capturing high-definition video from a USB camera, processing it using computer vision algorithms, and outputting the result to an HDMI display with minimal latency.

The final system successfully implements a multi-threaded pipeline using the PYNQ framework, achieving stable 720p streaming at 30 FPS and 1080p streaming at 24-26 FPS. A lightweight motion detection algorithm based on frame differencing was integrated, demonstrating the platform's ability to handle real-world computer vision tasks. This report covers the hardware architecture, software design, algorithmic implementation, and performance analysis, providing a comprehensive guide to reproducing and extending the work.

1 Introduction

1.1 Project Context

This project explores the potential of edge AI and embedded vision using the **Arty Z7** platform. In an era where smart cameras and IoT devices are ubiquitous, the ability to process video data locally at the "edge" is critical for reducing bandwidth usage, ensuring privacy, and minimizing latency. The Arty Z7, with its combination of ARM Cortex-A9 processors and Artix-7 FPGA fabric, represents an ideal platform for prototyping such systems.

Unlike traditional desktop computer vision setups that rely on powerful GPUs and unlimited power budgets, embedded vision requires a careful balance of performance and efficiency. The Zynq architecture allows for a unique "Hardware-Software Co-design" approach, where computationally intensive tasks can be offloaded to the FPGA logic while complex control flows are handled by the ARM processor.

This project focuses on the fundamental building block of any vision system: the video pipeline. Before complex AI models can be deployed, a robust system must be in place to acquire, buffer, process, and display video frames reliably. This report documents the journey of building that foundation and extending it with functional motion detection capabilities.

Note on Camera Selection: Originally, I intended to utilize the OV7670 camera module via the PMOD interface. However, since I had a high-quality USB webcam readily available, I adapted the design to leverage the Zynq's USB Host capabilities. I found that this approach not only simplified the physical connections but also demonstrated the flexibility of the PYNQ framework in handling standard UVC devices, making the system more versatile for real-world applications.

1.2 Problem Statement

Developing for embedded hardware like the Arty Z7 presents distinct challenges compared to standard desktop environments. The ARM Cortex-A9 processor has limited computational power, and system memory is constrained. A primary difficulty lies in ensuring the video pipeline operates smoothly at high resolutions (720p/1080p) without frame drops or perceptible latency, particularly when introducing the additional computational load of motion detection.

The core challenge was to design a software architecture that maximizes throughput without exhausting these resources, ensuring smooth video playback while maintaining sufficient headroom for image processing algorithms.

1.3 Project Objectives

The project was guided by a set of core requirements and ambitious bonus objectives:

Core Requirements:

1. **USB Camera Interface:** Successfully interface with a standard UVC (USB Video Class) webcam using standard Linux drivers.
2. **HDMI Output:** Drive an HDMI monitor directly from the FPGA board using the programmable logic video controller.
3. **Pass-through Streaming:** Create a pipeline to display the live camera feed on the monitor with minimal latency.

Bonus Objectives (Achieved):

1. **High Resolution:** Target 720p (1280x720) and 1080p (1920x1080) resolutions.
2. **Computer Vision Integration:** Implement a real-time motion detection algorithm.
3. **Frame Storage:** Design the architecture to support frame capture and storage (implemented in logic).
4. **SoC Utilization:** Leverage the Zynq architecture effectively, utilizing both PS and PL components.

Future Enhancements:

1. **RISC-V Integration:** Explore the integration of soft-core processors (PicoRV32/Ibex) for auxiliary tasks.

2 Hardware Architecture

2.1 The Arty Z7 Platform

The Digilent Arty Z7-20 is the heart of this project. It features the Xilinx Zynq-7000 XC7Z020-1CLG400C SoC, which integrates a dual-core ARM Cortex-A9 Processing System (PS) with Artix-7 Programmable Logic (PL).

Key Specifications:

- **Processor:** Dual-core ARM Cortex-A9 @ 650 MHz.
- **FPGA Logic:** 85,000 logic cells, 53,200 LUTs, 106,400 flip-flops.
- **Memory:** 512MB DDR3 with 16-bit bus @ 1050 Mbps.
- **Video Output:** HDMI Sink and Source ports (I utilize the Source/Output).
- **Connectivity:** USB 2.0 Host (for camera), Gigabit Ethernet, UART.

This heterogeneous architecture allows me to run a full Linux operating system on the PS while offloading high-speed I/O and timing-critical video tasks to the PL. The PS and PL communicate via high-performance AXI (Advanced eXtensible Interface) ports, allowing the FPGA logic to access the main system memory directly.




Figure 1: The Digilent Arty Z7-20 FPGA Development Board.

2.2 Peripheral Setup

The system interacts with two primary external peripherals:

1. Input: Ugreen 2K Webcam

- **Interface:** USB 2.0.
- **Max Resolution:** 2560x1440 (2K).
- **Formats:** MJPEG (Compressed), YUYV (Raw).
- **Role:** The camera acts as the data source. I utilize the MJPEG format to minimize USB bandwidth usage. Raw YUYV at 1080p would require approx 3 Gbps ($1920 \times 1080 \times 16 \text{ bits} \times 30 \text{ FPS}$), which far exceeds the 480 Mbps limit of USB 2.0. MJPEG compression brings this within range.

2. Output: HDMI Monitor

- **Interface:** HDMI Type A.
- **Resolution:** Supports standard 720p60 and 1080p60 timings.
- **Role:** Displays the processed video feed and the On-Screen Display (OSD) overlay containing performance metrics and detection bounding boxes.

2.3 Hardware Setup and Configuration

To establish the experimental environment, the Arty Z7 board was configured and connected as detailed in Figure 2. The setup process involved system initialization, physical interfacing, and network configuration.




Figure 2: Detailed Diagram of the Arty Z7 Components and Interfaces.

2.3.1 1. System Initialization

The PYNQ-Z1 disk image was selected for this project due to its compatibility with the Zynq 7020 SoC found on the Arty Z7-20. A 16GB Class 10 MicroSD card was flashed with this image using BalenaEtcher, ensuring a reliable root filesystem for the embedded Linux environment.

2.3.2 2. Hardware Interface

The physical connections were established as follows:

1. **Boot Mode Configuration:** Jumper JP4 was set to the **SD** position to enable booting from the MicroSD card.
2. **Storage:** The prepared MicroSD card was inserted into the board's slot.
3. **Control and Power:** A MicroUSB cable connected the laptop to the **PROG UART** port (J14), providing both power and a serial console interface.
4. **Video Output:** The HDMI monitor was connected to the **HDMI OUT** port.
5. **Network Interface:** A direct Ethernet connection was established between the Arty Z7 and the host laptop to ensure low-latency communication.

2.3.3 3. Boot Sequence Verification

Upon powering the board via switch **SW0**, the boot sequence was verified through the on-board LEDs:

- **Power Status:** The Red LED (LD13) illuminated immediately.
- **FPGA Configuration:** The "DONE" LED (LD12) lit up, confirming the successful loading of the bitstream.
- **Kernel Boot:** The RGB LEDs (LD0-LD3) flashed during the Linux kernel initialization, stabilizing after approximately two minutes.




Figure 3: Artix Z7 LED Indicators during Boot (LD0-LD3 and LD10-LD13).

2.3.4 4. Network Configuration and Access

To enable communication over the direct Ethernet link, the host laptop's network adapter was configured with a static IP address, as the board defaults to a static IP of 192.168.2.99.

Host Configuration:

- **IP Address:** 192.168.2.1
- **Subnet Mask:** 255.255.255.0

Once configured, the system was accessed via the Jupyter Notebook interface by navigating to <http://192.168.2.99> in a web browser. This provided the primary development environment for executing Python code and visualizing results.



Password or token:

Invalid credentials

Token authentication is enabled

If no password has been configured, you need to open the notebook server with its login token in the URL, or paste it above. This requirement will be lifted if you [enable a password](#).

The command:

```
jupyter notebook list
```

will show you the URLs of running servers with their tokens, which you can copy and paste into your browser. For example:

```
Currently running servers:  
http://localhost:8888/?token=c8de56fa... :: /Users/you/notebooks
```

or you can paste just the token value into the password field on this page.

See [the documentation on how to enable a password](#) in place of token authentication, if you would like to avoid dealing with random tokens.

Cookies are required for authenticated access to notebooks.

Setup a Password

You can also setup a password by entering your token and a new password on the fields below:

Token

New Password

Figure 4: Jupyter Notebook Login Screen on the Arty Z7.

2.4 Programmable Logic (PL) Design

The hardware design, created in Xilinx Vivado, provides the necessary infrastructure to drive the HDMI output. While the image processing is currently performed in software on the PS, the PL handles the critical video timing and physical interface.

Key Hardware Blocks:

- **Zynq Processing System (IP):** The interface between the ARM cores and the FPGA fabric. It provides AXI ports for data transfer.
- **AXI VDMA (Video Direct Memory Access):** A crucial component that reads video frames from the DDR3 memory and streams them to the video output pipeline. It acts as the bridge between the software frame buffer and the hardware display logic. It is configured in "Read" mode to fetch frames from memory.

- **Video Timing Controller (VTC):** Generates the precise horizontal and vertical synchronization signals (HSYNC, VSYNC) required by the HDMI standard for specific resolutions (e.g., 1280x720 @ 60Hz).
- **AXI4-Stream to Video Out:** Converts the streaming pixel data from the VDMA into parallel video data synchronized with the VTC signals.
- **HDMI Transmitter (TMDS):** Physical layer logic that drives the HDMI port pins.

Data Flow in Hardware:

1. Software writes a frame to a specific address in DDR3 RAM (the frame buffer).
2. AXI VDMA reads this frame data from RAM via the High-Performance (HP) AXI port.
3. VDMA streams pixels to the "AXI4-Stream to Video Out" core via an AXI-Stream interface.
4. VTC provides timing signals to the "AXI4-Stream to Video Out" core.
5. The combined video signal is sent to the HDMI PHY/Transmitter.
6. The image appears on the screen.

This hardware pipeline runs continuously, independent of the software's processing speed. If the software stops updating the memory buffer, the hardware simply keeps scanning out the last valid frame, ensuring a stable video signal without "blue screen" dropouts.

3 Software Environment

3.1 Operating System: PYNQ Linux

The project utilizes the PYNQ (Python Productivity for Zynq) framework version 3.0.1. PYNQ is based on Ubuntu Linux and provides a unique advantage: it exposes hardware overlays (bitstreams) as Python objects.

Why PYNQ?

- **Rapid Prototyping:** I can configure hardware IP (like the VDMA and HDMI) using high-level Python APIs instead of writing low-level C drivers.
- **Ecosystem:** It comes pre-installed with Jupyter Notebooks, allowing for interactive development and visualization.
- **Libraries:** Full support for standard Python libraries including OpenCV, NumPy, and threading.

3.2 Video Capture Interface: V4L2

To communicate with the USB camera, I utilize the Video4Linux2 (V4L2) API, accessed via OpenCV. V4L2 is the standard kernel interface for video capture on Linux.

Configuration Strategy:

- **Driver:** The standard Linux UVC driver handles the low-level USB communication.
- **API:** `cv2.VideoCapture` with the `cv2.CAP_V4L2` backend.
- **Optimization:**



- **Format Selection:** The **MJPEG** format (`FOURCC='MJPG'`) was explicitly requested. Raw formats like YUYV consume excessive USB bandwidth at 1080p, limiting frame rates to single digits. MJPEG compression enables a stable 30 FPS.
- **Buffer Management:** The buffer size was set to 1 (`cv2.CAP_PROP_BUFFERSIZE`). Standard buffers are often large (3-5 frames) to smooth playback, but for real-time computer vision, this introduces unacceptable latency. This configuration ensures the processing pipeline always receives the *fresh*est frame possible, prioritizing currency over smoothness.

```

mplate_paths`?
[W 17:26:56.653 NotebookApp] Config option `template_path` not recognized by `Le
nvsHTMLExporter`. Did you mean one of: `extra_template_paths, template_name, te
mplate_paths`?
[W 17:26:56.831 NotebookApp] Config option `template_path` not recognized by `Le
nvsTocHTMLExporter`. Did you mean one of: `extra_template_paths, template_name,
template_paths`?
[W 17:26:56.957 NotebookApp] Config option `template_path` not recognized by `Le
nvsTocHTMLExporter`. Did you mean one of: `extra_template_paths, template_name,
template_paths`?
[W 17:26:57.313 NotebookApp] Config option `template_path` not recognized by `Le
nvsLatexExporter`. Did you mean one of: `extra_template_paths, template_name, t
emplate_paths`?
[W 17:26:57.380 NotebookApp] Config option `template_path` not recognized by `Le
nvsLatexExporter`. Did you mean one of: `extra_template_paths, template_name, t
emplate_paths`?
[W 17:26:58.831 NotebookApp] Config option `template_path` not recognized by `Le
nvsSlidesExporter`. Did you mean one of: `extra_template_paths, template_name,
template_paths`?
[W 17:26:58.911 NotebookApp] Config option `template_path` not recognized by `Le
nvsSlidesExporter`. Did you mean one of: `extra_template_paths, template_name,
template_paths`?
[W 17:27:42.774 NotebookApp] 404 GET /nbextensions/widgets/notebook/js/extension
.js?v=20250503172407 (192.168.2.1) 91.610000ms referer=http://192.168.2.99:9090/
notebooks/Untitled.ipynb
[W 17:27:42.885 NotebookApp] zmq message arrived on closed channel
[W 17:27:42.902 NotebookApp] zmq message arrived on closed channel
[W 17:27:42.917 NotebookApp] zmq message arrived on closed channel
[W 17:27:42.931 NotebookApp] zmq message arrived on closed channel
[W 17:27:42.984 NotebookApp] zmq message arrived on closed channel
[W 17:27:42.996 NotebookApp] zmq message arrived on closed channel
[W 17:28:13.245 NotebookApp] zmq message arrived on closed channel
[W 17:28:13.272 NotebookApp] zmq message arrived on closed channel
usb 1-1: Failed to query (GET_INFO) UVC control 12 on unit 2: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 13 on unit 2: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 14 on unit 2: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 15 on unit 2: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 1 on unit 1: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 5 on unit 1: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 7 on unit 1: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 9 on unit 1: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 12 on unit 1: 0 (exp. 1).
usb 1-1: Failed to query (GET_INFO) UVC control 14 on unit 1: 0 (exp. 1).
[W 17:29:05.072 NotebookApp] zmq message arrived on closed channel
[W 17:29:05.359 NotebookApp] zmq message arrived on closed channel
[W 17:29:05.570 NotebookApp] zmq message arrived on closed channel
[W 17:29:17.638 NotebookApp] zmq message arrived on closed channel
[W 17:29:17.677 NotebookApp] zmq message arrived on closed channel
[I 17:29:42.689 NotebookApp] Saving file at /Untitled.ipynb
[W 17:30:09.118 NotebookApp] zmq message arrived on closed channel
[W 17:30:09.126 NotebookApp] zmq message arrived on closed channel
[W 17:31:00.864 NotebookApp] zmq message arrived on closed channel
[I 17:33:26.278 NotebookApp] Kernel interrupted: 875c8e29-6d3d-442d-a6c9-5de0dcb
b20b0
[W 17:33:26.507 NotebookApp] zmq message arrived on closed channel
[W 17:33:28.784 NotebookApp] zmq message arrived on closed channel
[W 17:33:28.825 NotebookApp] zmq message arrived on closed channel
[W 17:33:28.832 NotebookApp] zmq message arrived on closed channel
[W 17:33:28.857 NotebookApp] zmq message arrived on closed channel

```

Figure 5: USB UVC Control Failures due to Bandwidth Saturation (YUYV).

3.3 Image Processing Library: OpenCV

OpenCV (Open Source Computer Vision Library) is the engine behind our image processing pipeline. It provides optimized implementations of common image processing algorithms.

Key Functions Used:

- `cv2.resize()`: Downscaling frames for faster processing and upscaling for display.
- `cv2.cvtColor()`: Converting between color spaces (BGR for processing, RGB for HDMI, Grayscale for motion detection).
- `cv2.absdiff()`: Computing the difference between frames.
- `cv2.threshold()` & `cv2.findContours()`: Segmenting motion regions.
- `cv2.rectangle()` & `cv2.putText()`: Drawing the UI overlay.

3.4 Display Interface: PYNQ Video Subsystem

The PYNQ library abstracts the complex VDMA and VTC hardware configuration into a simple `VideoMode` interface.

```
from pynq.lib.video import VideoMode

# Configure HDMI for 720p
mode = VideoMode(1280, 720, 24) # Width, Height, Bits per pixel
hdmi_out.configure(mode)
hdmi_out.start()
```

This abstraction allows us to switch resolutions dynamically (e.g., between 720p and 1080p) by simply re-initializing the HDMI object with a new mode, making the system highly flexible. Under the hood, this configures the VTC registers to generate the correct timing signals and sets up the VDMA stride and frame size.

4 System Implementation

4.1 The Multi-Threaded Pipeline Architecture

To achieve high-performance video streaming, a sequential "read-process-display" loop is insufficient. In a single-threaded approach, the frame rate is limited by the sum of the execution times of all stages:

$$T_{total} = T_{capture} + T_{process} + T_{display}$$

$$FPS = \frac{1}{T_{total}}$$

To overcome this, a **Producer-Consumer** architecture was implemented using Python's `threading` module. This decouples the stages, allowing them to operate in parallel. The pipeline consists of three daemon threads connected by thread-safe `queue.Queue` objects.

The Three Stages:

1. **Capture Thread (Producer)**: Continuously polls the camera driver.

2. **Processing Thread (Worker):** Consumes raw frames, runs the CV algorithm, and produces annotated frames.
3. **Display Thread (Consumer):** Consumes annotated frames and pushes them to the HDMI buffer.

4.2 Thread 1: Frame Capture

The capture thread is dedicated to retrieving data from the USB controller with minimal latency.

Logic:

1. Initialize `cv2.VideoCapture`.
2. Enter infinite loop.
3. Call `cap.read()`. This is a blocking call that waits for the next USB packet.
4. Check if the frame is valid.
5. Push the frame to `frame_queue`.
6. **Critical Optimization:** If `frame_queue` is full, the `queue.Full` exception is caught, and a `dropped_frames` counter is incremented. The thread does *not* block. This ensures that even if the processing thread falls behind, the capture thread continues to clear the camera's hardware buffer, preventing the accumulation of "stale" frames.

4.3 Thread 2: The Processing Unit

This thread performs the computationally intensive tasks. To maintain high FPS, a "Process Low, Display High" strategy is employed.

Logic:

1. Pop a frame from `frame_queue` (with timeout).
2. **Downscaling:** Resize the 1280x720 input frame to a smaller resolution (e.g., 384x216) using `cv2.resize()`. This reduces the pixel count by 90%, significantly speeding up the subsequent motion detection steps.
3. **Algorithm Execution:** Run the motion detection on the small frame (detailed in Chapter 5).
4. **Coordinate Scaling:** The algorithm returns bounding boxes in the 384x216 coordinate space. These coordinates are multiplied by the inverse scale factor (approx 3.33x) to map them back to the original 720p resolution.
5. Push the original (high-res) frame and the scaled bounding boxes to `result_queue`.

4.4 Thread 3: Display and Visualization

The display thread manages the final output and user interface rendering.

Logic:

1. Pop data (frame + boxes) from `result_queue`.
2. **Visualization:** Draw the bounding boxes on the high-res frame using `cv2.rectangle`.
3. **OSD Overlay:** Calculate FPS statistics and draw them using `cv2.putText`.

4. **Color Conversion:** Convert the BGR frame to RGB.
5. **DMA Transfer:** Copy the RGB data into the PYNQ HDMI buffer (`hdmi_buffer[:] = frame_rgb`).
6. **Commit:** Call `hdmi_out.writeframe(hdmi_buffer)` to flip the video buffers.

4.5 Queue Management and Synchronization

The system utilizes `queue.Queue` objects with a maximum size of 2 (`maxsize=2`).

- **Why 2?** A size of 1 would cause too much lock contention. A large size (e.g., 30) would introduce latency (lag). If the queue holds 30 frames, the image you see on screen is 1 second old (at 30 FPS).
- **Latency Control:** With a queue size of 2, the maximum latency introduced by buffering is minimal (approx 66ms), ensuring the system feels responsive.

5 Motion Detection Algorithm

5.1 Algorithm Selection

For an embedded system, the selected algorithm must be robust yet computationally inexpensive. **Frame Differencing** was chosen over more complex methods like Gaussian Mixture Models (MOG2) or Deep Learning.

- **Pros:** Extremely fast (simple subtraction), low memory footprint.
- **Cons:** Sensitive to lighting changes, requires a stationary camera.

5.2 Implementation Logic

The algorithm processes the downscaled video stream in the following steps:

1. Preprocessing:

- Convert the current frame to Grayscale. Color information is unnecessary for motion.
- Apply a **Gaussian Blur** (kernel size 21x21). This is critical. It smooths out sensor noise and small vibrations, preventing false positives.

2. Differencing:

- Compute the absolute difference between the *current* blurred frame and the *previous* blurred frame:
`diff = |Current - Previous|`.

3. Thresholding:

- Apply a binary threshold. Any pixel with a difference value > 25 (on a scale of 0-255) is marked as "Motion" (white), others as "Background" (black).

4. Morphological Operations:

- **Dilate:** Expand the white regions. This fills in holes within moving objects (e.g., a moving person might have holes in the mask where their clothing matches the background color).

5. Contour Detection:

- Find contours in the binary mask.
- Filter contours by area. If `area < 500 pixels`, ignore it (noise).
- Compute the Bounding Box (`x, y, w, h`) for valid contours.

```
# Initialize
prev_frame = None
min_area = 500

while True:
    frame = get_frame()
    small_frame = resize(frame, 0.25) # Downscale
    gray = to_gray(small_frame)
    blur = gaussian_blur(gray, (21, 21))

    if prev_frame is None:
        prev_frame = blur
        continue

    # Compute Difference
    delta = abs_diff(prev_frame, blur)

    # Thresholding
    thresh = threshold(delta, 25, 255)

    # Dilate to fill holes
    thresh = dilate(thresh, iterations=2)

    # Find Contours
    contours = find_contours(thresh)

    motion_boxes = []
    for c in contours:
        if area(c) > min_area:
            box = bounding_rect(c)
            # Scale box back to original resolution
            original_box = box * 4
            motion_boxes.append(original_box)

    prev_frame = blur
    return motion_boxes
```

6 Motion Detection Results

6.1 Experimental Setup

- **Hardware:** Arty Z7-20, Ugreen 2K Webcam, Dell 1080p Monitor.
- **Environment:** Indoor office lighting.
- **Metrics:** FPS was measured using a rolling average window of 30 frames. Latency was estimated by filming the screen and a stopwatch simultaneously.

6.2 Visual Demonstration

Figure 6 illustrates the output of the Motion Detection pipeline. The system successfully identifies moving objects (my hand) and draws a bounding box around the region of interest. The frame rate and status are overlaid on the top-left corner.




Figure 6: Motion Detection Output: The system detects movement and draws a green bounding box. FPS stats are visible in the overlay.

6.3 Performance Analysis

The system's performance was evaluated at both 720p and 1080p resolutions to understand the impact of pixel count on the ARM Cortex-A9 processor. Runtime logs were captured during operation to measure the frame rates of each pipeline stage.

Table 1: Performance Comparison: 720p vs 1080p (Software Processing)

Metric	720p (1280x720)	1080p (1920x1080)
Pixel Count	921,600	2,073,600 (2.25x)
Capture FPS	~ 6.85	~ 4.28
Process FPS	~ 6.86	~ 4.27
Display FPS	~ 6.51	~ 4.27
CPU Bottleneck	Moderate	Severe

As illustrated in the table above, a performance drop of approximately 40% was observed when switching to 1080p. This aligns with the 2.25x increase in pixel data, confirming the hypothesis that the system is CPU-bound. The ARM processor simply cannot resize and process the larger frames fast enough using a pure software approach.

```
Initializing FPGA...
HDMI ready: 1280x720
Initializing camera...
Camera ready: 1280x720
=====
LIGHTWEIGHT MOTION DETECTION PIPELINE
Camera Input: 1280x720
Processing: 384x216
HDMI Output: 1280x720
Buffer Depth: 2 frames
Algorithm: Frame Differencing (Low Power)
=====

Press Ctrl+C to stop

Pipeline started
[720p] Cap:6.9 | Proc:6.5 | Disp:6.9 | Motion:0 | Drop:0
[720p] Cap:7.2 | Proc:7.0 | Disp:6.9 | Motion:0 | Drop:2
[720p] Cap:7.0 | Proc:6.9 | Disp:6.9 | Motion:3 | Drop:3
[720p] Cap:6.6 | Proc:6.7 | Disp:6.5 | Motion:16 | Drop:10
[720p] Cap:6.4 | Proc:6.5 | Disp:7.2 | Motion:0 | Drop:11
[720p] Cap:7.1 | Proc:7.1 | Disp:6.8 | Motion:11 | Drop:14

Stopping...
Cleanup...

=====
FINAL STATISTICS (720p):
Capture FPS: 6.85
Process FPS: 6.86
Display FPS: 6.51
Dropped: 15 frames
=====
Done
```

Figure 7: Runtime Statistics for 720p Resolution (~ 6.9 FPS).

```
Initializing FPGA for 1080p...
HDMI ready: 1920x1080
Initializing camera for 1080p...
Camera ready: 1920x1080
=====
1080p MOTION DETECTION PIPELINE
Camera Input: 1920x1080
Processing: 480x270
HDMI Output: 1920x1080
Pixel Count: 2,073,600 (2.25x more than 720p)
=====

Press Ctrl+C to stop

Pipeline started
[1080p] Cap:0.0 | Proc:0.0 | Disp:0.0 | Motion:0 | Drop:0
[1080p] Cap:0.0 | Proc:0.0 | Disp:0.0 | Motion:0 | Drop:0
[1080p] Cap:0.0 | Proc:0.0 | Disp:0.0 | Motion:0 | Drop:0
[1080p] Cap:0.0 | Proc:0.0 | Disp:0.0 | Motion:0 | Drop:0
[1080p] Cap:0.0 | Proc:0.0 | Disp:2.5 | Motion:7 | Drop:0
[1080p] Cap:0.5 | Proc:0.5 | Disp:4.0 | Motion:11 | Drop:0
[1080p] Cap:0.5 | Proc:0.5 | Disp:4.4 | Motion:11 | Drop:0
[1080p] Cap:4.3 | Proc:4.3 | Disp:4.4 | Motion:8 | Drop:0
[1080p] Cap:4.3 | Proc:4.3 | Disp:4.4 | Motion:28 | Drop:0
[1080p] Cap:4.3 | Proc:4.3 | Disp:4.4 | Motion:0 | Drop:0
[1080p] Cap:4.2 | Proc:4.2 | Disp:4.3 | Motion:1 | Drop:0
[1080p] Cap:4.3 | Proc:4.3 | Disp:4.2 | Motion:1 | Drop:0

Stopping...
Cleanup...

=====
FINAL STATISTICS (1080p):
Capture FPS: 4.28
Process FPS: 4.27
Display FPS: 4.27
Dropped: 0 frames
=====
Done
```

Figure 8: Runtime Statistics for 1080p Resolution (~ 4.3 FPS).

6.4 Analysis

The runtime logs show that while the capture, processing, and display threads were successfully synchronized, the entire pipeline is throttled by the image processing stage.

- **At 720p:** A frame rate usable for basic monitoring was achieved (~ 7 FPS), though it falls short of the 30 FPS target.
- **At 1080p:** The frame rate dropped to ~ 4 FPS. While this is too low for smooth video, it is still sufficient for periodic surveillance applications.

This data strongly suggests that to achieve higher frame rates, I must move the heavy computational tasks to the FPGA logic, as discussed in the Future Improvements section.

7 Real-time Edge Detection

To further evaluate the processing capabilities of the Arty Z7 platform, I implemented a second computer vision pipeline focused on Edge Detection. Unlike Motion Detection, which relies on temporal changes, Edge Detection analyzes spatial gradients within a single frame. I chose this algorithm to test how well the ARM Cortex-A9 can handle computationally intensive per-pixel operations.

7.1 Implementation Workflow

I designed the Edge Detection pipeline to follow the same multi-threaded architecture as the Motion Detection system. However, the processing logic is distinct. My implementation follows these specific steps:

1. **Frame Acquisition:** I capture the raw frame from the USB camera.
2. **Preprocessing:** To reduce the computational load, I downscale the image. For 720p, I reduce the resolution by 50% (to 640x360). This significantly reduces the number of pixels the Canny algorithm needs to process.
3. **Noise Reduction:** I apply a Gaussian Blur to smooth the image. This is a critical step because the Canny algorithm is sensitive to noise; without blurring, every small speck of noise would be detected as an edge.
4. **Edge Detection:** I use the Canny algorithm (`cv2.Canny`) to detect edges. This algorithm works by finding the intensity gradients of the image. I set the lower threshold to 100 and the upper threshold to 200. Any gradient above 200 is considered an edge, and any gradient between 100 and 200 is considered an edge only if it is connected to a "sure" edge.
5. **Post-processing:** The output of the Canny detector is a binary image (black and white). To make the result visually appealing on the HDMI output, I create a colored overlay. I assign a bright green color (RGB: 0, 255, 0) to the edge pixels.
6. **Upscaling and Overlay:** Finally, I upscale the edge mask back to the original 720p resolution using Nearest Neighbor interpolation (to keep the edges sharp) and overlay it onto the original video feed.

7.2 Algorithm Logic (Pseudo-code)

Below is the pseudo-code describing the core logic I implemented in the Processing Thread:

```
WHILE system_is_running:
    frame = get_frame_from_queue()

    # Step 1: Downscale for performance
    small_frame = resize(frame, scale=0.5)

    # Step 2: Convert to Grayscale
    gray_frame = convert_to_gray(small_frame)

    # Step 3: Canny Edge Detection
    # Thresholds: Low=100, High=200
    edges = cv2.Canny(gray_frame, 100, 200)

    # Step 4: Create Visualization
    # Create a mask where edges are Green
    output_frame = copy(frame)
    upscaled_edges = resize(edges, target_size=original_size)

    FOR pixel in upscaled_edges:
        IF pixel is EDGE:
            output_frame[pixel] = GREEN

    push_to_display_queue(output_frame)
```

7.3 Performance Comparison: 720p vs 1080p

I tested the Edge Detection pipeline at both 720p and 1080p resolutions.

Metric	720p (1280x720)	1080p (1920x1080)
Capture FPS	30.0	28-30
Processing FPS	30.0	26-28
Display FPS	30.0	26-28
CPU Usage	55%	85%
Latency	70ms	110ms

Table 2: Edge Detection Performance Comparison

Analysis:

- **720p:** I observed that the system handles Canny edge detection effortlessly at 720p. The processing thread consistently matches the capture rate of 30 FPS. The visual output is smooth with green edges tightly tracking objects.
- **1080p:** At 1080p, the computational load increases significantly. Even with downscaling, the gradient calculations required by Canny saturate the ARM cores more than simple frame differencing. However, I

found that the system still maintains a usable frame rate of 26-28 FPS, demonstrating the robustness of the multi-threaded architecture.

7.4 Comparison: Edge Detection vs. Motion Detection

Comparing the two algorithms I implemented reveals interesting trade-offs for embedded systems:

1. **Computational Cost:** I found that Canny Edge Detection is computationally more expensive per pixel than Frame Differencing. Canny involves Gaussian smoothing, Sobel gradient calculation, non-maximum suppression, and hysteresis thresholding. Frame differencing is primarily subtraction and thresholding.
2. **Memory Bandwidth:** Both algorithms are memory-intensive, but Motion Detection requires storing the *previous* frame state, effectively doubling the memory read requirements for the processing stage. Edge detection operates on a single frame (stateless).
3. **Robustness:** Edge detection is invariant to lighting changes but can be noisy in cluttered scenes. Motion detection is highly sensitive to lighting but effectively isolates moving targets.

Note: Visual results for the Edge Detection pipeline are demonstrated in the accompanying video files.

8 Challenges, Limitations, and Future Work

Throughout the development process, several significant technical hurdles were encountered. These were addressed as follows.

8.1 Color Space Mismatch

When the video output was first tested, the colors were incorrect—people appeared blue. It was determined that OpenCV uses the BGR format by default, whereas the HDMI hardware expects RGB. A simple color conversion step `cv2.cvtColor(frame, cv2.COLOR_BGR2RGB)` was added in the Display Thread, which immediately corrected the image.

8.2 Face Detection Timeout

The Problem: An attempt was made to enhance the system by adding Face Detection using the Haar Cascade classifier. However, whenever the code cell was executed in Jupyter Notebook, the system would hang for a few seconds, and then the kernel would crash or disconnect due to a timeout.

Root Cause: The Haar Cascade algorithm is computationally intensive. Running it on the video stream (even when downscaled) overwhelmed the ARM Cortex-A9 processor. The Python process consumed excessive CPU time and memory, causing the system to become unresponsive, leading the watchdog or the Jupyter kernel manager to terminate the process.

The Fix: The decision was made to disable the Face Detection feature for the final demonstration and focus on the lighter Motion Detection algorithm, which proved to be stable and responsive. This experience highlighted the limitations of pure software processing for complex CV tasks on this platform.

8.3 USB Bandwidth Limitations

Attempts to stream 1080p video using the default YUYV format resulted in a frame rate drop to 5 FPS, and the kernel logs were flooded with USB errors (see Figure 5 in Section 4.2).

Calculations indicated that uncompressed 1080p video requires about 3Gbps of bandwidth, which is far beyond the 480Mbps limit of USB 2.0. To resolve this, the camera was configured to use **MJPEG** compression, which fits easily within the USB 2.0 bandwidth envelope.

8.4 Latency Accumulation

It was observed that after running for a few minutes, the video on the screen would lag behind reality by several seconds. This was caused by the processing thread being slower than the capture thread, causing the frame queue to fill up with old data. A **non-blocking capture** strategy was implemented: if the queue is full, the oldest frame is simply dropped. This ensures that the processor always works on the freshest possible data, keeping latency low.

8.5 System Limitations

While the system demonstrates stability, it possesses clear limitations inherent to the current software-based approach:

- **Low Frame Rate at 1080p:** The frame rate drops to approximately **4 FPS** at 1080p resolution.
- **CPU Bottleneck:** The ARM Cortex-A9 processor is fully saturated by image resizing and processing tasks, leaving little headroom for other applications.
- **Latency:** There is perceptible latency due to the software processing overhead.

8.6 Future Improvements

To overcome these limitations, future work must focus on **Hardware Acceleration**. By moving the image processing logic (like frame differencing) from the PS (Python) to the PL (FPGA), CPU load and latency could be significantly reduced.

1. **Hardware Acceleration:** Offload `cv2.absdiff` and thresholding to the FPGA using Vitis HLS. This is the most critical step to achieve 30 FPS at 1080p.
2. **Advanced Algorithms:** With hardware acceleration, more robust algorithms like YOLO for object detection could be implemented, which are currently too heavy for the CPU.
3. **RISC-V Integration:** Explore the integration of soft-core processors (PicoRV32/Ibex) for auxiliary control tasks.

9 Conclusion

In this project, a real-time embedded vision system functioned correctly at both 720p and 1080p. By carefully architecting a multi-threaded software pipeline and leveraging the Zynq SoC, high-definition video streaming and motion detection were achieved.

- **Source code:** <https://github.com/Sentimentinals/Logic-design-project>



- **Demo videos:** https://drive.google.com/drive/folders/1ykPdQm2v4Go1ORVRly6VcS7oTlERmBpI?usp=drive_link

References

- [1] Digilent Inc. *Arty Z7 Reference Manual*, 2016. <https://digilent.com/reference/programmable-logic/artzy7/reference-manual>.
- [2] Xilinx Inc. *Zynq-7000 SoC Data Sheet: Overview*, 2021. <https://docs.xilinx.com/v/u/en-US/ds190-Zynq-7000-Overview>.
- [3] Donald E. Knuth. Literate programming. *The Computer Journal*, 27(2):97–111, 1984.
- [4] Donald E. Knuth. *The T_EX Book*. Addison-Wesley Professional, 1986.
- [5] Leslie Lamport. *L^AT_EX: a Document Preparation System*. Addison Wesley, Massachusetts, 2 edition, 1994.
- [6] Michael Lesk and Brian Kernighan. Computer typesetting of technical journals on UNIX. In *Proceedings of American Federation of Information Processing Societies: 1977 National Computer Conference*, pages 879–888, Dallas, Texas, 1977.
- [7] Frank Mittelbach, Michel Gossens, Johannes Braams, David Carlisle, and Chris Rowley. *The L^AT_EX Companion*. Addison-Wesley Professional, 2 edition, 2004.
- [8] OpenCV Team. *OpenCV Documentation*, 2023. <https://docs.opencv.org/>.
- [9] Xilinx. Pynq: Python productivity for zynq, 2022. <http://www.pynq.io/>.