

# Department of Electronics and Telecommunication Engineering University of Moratuwa

# EN2111 – Electronic Circuit Design

# **Implementation of UART protocol on a FPGA**

**Group No: 15** 

Dodangoda D.K.S.J	210150V
Dulnath W.H.R	210152E
EDIRISINGHE E.A.D.D.D.	210153H

### **UART Protocol**

UART (Universal Asynchronous Receiver-Transmitter) is a serial communication protocol commonly used in embedded devices.

It operates asynchronously, meaning that both the transmitter and receiver must agree on parameters such as the Baud rate, number of data bits, parity bits, stop bits, and flow control.

In UART communication, the transmission line remains in a high state when communication is not active. When data transmission begins, the line voltage changes from high to low, signaling the start of communication. At this point, the receiver starts sampling the incoming data.



#### TX

- a) 1 START bit
- b) 5, 6, 7, or 8 data bits
- c) 1 PARITY bit (optional)
- d) 1, 1.5, or 2 STOP bits

#### RX


- a) 1 START bit
- b) 5, 6, 7, or 8 data bits
- c) 1 PARITY bit (optional)
- d) 1 STOP bit (any other STOP bits transferred with the above data are not detected)

## Implementation on the FPGA

In the UART implementation, there are four main states: Idle, Start, Data, and Stop. When transmission begins, the receiver samples the data at a rate typically higher than the baud rate.

We started by implementing a test bench where a known bit stream was sent, and we checked whether it was received properly. Afterward, we implemented both the transmitter and receiver on the FPGA and verified that the transmission was functioning correctly in a self-loop configuration. Finally, we tested the functionality by connecting two separate FPGA boards, one set as a transmitter and the other as a receiver, and verified the transmission between them.

### Results



**Codes** end end Transmitter - transmitter.sv assign tx busy = (state != TX IDLE); module transmitter #( endmodule parameter CLOCKS PER PULSE = 16) (input logic [7:0] data in, Reciever - receiver.sv input logic data\_en, module receiver #( input logic clk, parameter CLOCKS PER PULSE = 16) input logic rstn, output logic tx, input logic clk, output logic tx busy); input logic rstn, enum {TX\_IDLE, TX\_START, TX\_DATA, TX\_END} state; input logic ready clr, logic[7:0] data = 8'b0; input logic rx, logic[2:0] c bits = 3'b0;output logic ready, logic[\$clog2(CLOCKS PER PULSE)-1:0] c clocks = 0; output logic [7:0] data out); always ff @(posedge clk or negedge rstn) begin enum {RX\_IDLE, RX\_START, RX\_DATA, RX\_END} state; if (!rstn) begin logic[2:0] c\_bits; c clocks <= 0; logic[\$clog2(CLOCKS PER PULSE)-1:0] c clocks; c bits <= 0; logic[7:0] temp\_data; data <= 0; logic rx sync; tx <= 1'b1; always ff @(posedge clk or negedge rstn) begin state <= TX IDLE; if (!rstn) begin end else begin c\_clocks <= 0; case (state) c bits <= 0; TX IDLE: begin temp\_data <= 8'b0; if (~data en) begin //data out <= 8'b0; state <= TX\_START; ready  $\leq 0$ ; data <= data in; state <= RX IDLE; c bits <= 3'b0; end else begin c clocks <= 0; rx sync <= rx; // Synchronize the input signal using a ff end else tx <= 1'b1; case (state) end RX IDLE: begin TX START: begin if (rx sync == 0) begin if (c clocks == CLOCKS PER PULSE-1) begin state <= RX START; state <= TX DATA; c clocks <= 0; c clocks <= 0; end end else begin end tx <= 1'b0;RX START: begin c\_clocks <= c\_clocks + 1;</pre> if (c clocks == CLOCKS PER PULSE/2-1) begin end state <= RX DATA; end c clocks <= 0; TX DATA: begin end else if (c clocks == CLOCKS\_PER\_PULSE-1) begin c\_clocks <= c\_clocks + 1;</pre> c clocks <= 0; end if (c bits == 3'd7) begin RX DATA: begin state <= TX END; if (c clocks == CLOCKS PER PULSE-1) begin end else begin c clocks <= 0; c bits <= c bits + 1; temp\_data[c\_bits] <= rx\_sync; tx <= data[c bits];</pre> if (c bits == 3'd7) begin end state <= RX END; end else begin c bits <= 0; tx <= data[c bits]; end else c bits <= c bits + 1; c clocks <= c clocks + 1; end else c clocks <= c clocks + 1; end end RX END: begin TX END: begin if (c clocks == CLOCKS PER PULSE-1) begin if (c clocks == CLOCKS PER PULSE-1) begin //data out <= temp data; state <= TX IDLE; ready <= 1'b1; c clocks <= 0; state <= RX IDLE; end else begin c clocks <= 0; tx <= 1'b1;end else c clocks <= c clocks + 1; c\_clocks <= c\_clocks + 1;</pre> end default: state <= RX IDLE; endcase default: state <= TX IDLE; end endcase

```
assign data input = {4'b0, data in};
 assign data out = temp data;
                                                                                   assign led out = data output[3:0];
endmodule
                                                                                 endmodule
                                                                                 Test bench – testbench.sv
Binary to 7-seg conversion - binary_to_7seg.sv
                                                                                 `timescale 1ns/1ps
                                                                                 module testbench();
module binary to 7seg (
                                                                                   localparam CLOCKS_PER_PULSE = 4;
 input logic [3:0] data in,
                                                                                  logic [3:0] data in = 4'b0001;
 output logic [6:0] data out);
                                                                                   logic clk = 0;
  // Make a LUT to convert digits to 7 segment output
                                                                                   logic rstn = 0;
  // Input - 4 bits, output - 7 bits
                                                                                   logic enable = 1;
  logic [15:0][6:0] lut 7seg;
                                                                                   logic tx_busy;
                                                                                   logic ready;
                                                                                   logic [3:0] data_out;
  // Output is gfedcba
                                                                                   logic [7:0] display_out;
  assign lut_7seg[0] = 7'b0111111;
                                                                                   logic loopback;
  assign lut_7seg[1] = 7'b0000110;
                                                                                   logic ready_clr = 1;
  assign lut_7seg[2] = 7'b1011011;
                                                                                   uart #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
  assign lut 7seg[3] = 7'b1001111;
                                                                                       test_uart(.data_in(data_in),
  assign lut_7seg[4] = 7'b1100110;
                                                                                             .data_en(enable),
  assign lut 7seg[5] = 7'b1101101;
                                                                                             .clk(clk),
  assign lut 7seg[6] = 7'b1111101;
                                                                                             .tx(loopback),
                                                                                             .tx busy(tx busy),
  assign lut 7seg[7] = 7'b0000111;
                                                                                             .rx(loopback),
  assign lut_7seg[8] = 7'b1111111;
                                                                                             .ready(ready),
  assign lut 7seg[9] = 7'b1101111;
                                                                                             .ready clr(ready clr),
  assign lut_7seg[15:10] = 7'b0; // unused
                                                                                             .led out(data out),
  assign data out = ~lut 7seg[data in];
                                                                                             .display_out(display_out),
endmodule
                                                                                             .rstn(rstn));
                                                                                   always begin
                                                                                     #1 clk = ~clk;
UART module – uart.sv
                                                                                   end
module uart #(
                                                                                   initial begin
 parameter CLOCKS_PER_PULSE = 520)
                                                                                     $dumpfile("testbench.vcd");
                                                                                     $dumpvars(0, testbench);
 input logic [3:0] data in,
                                                                                     rstn <= 1;
 input logic data_en,
                                                                                     enable <= 1'b0;
 input logic clk,
                                                                                     #2 rstn <= 0;
                                                                                     #2 rstn <= 1;
 input logic rstn,
                                                                                     #5 enable <= 1'b1;
 output logic tx,
                                                                                   end
 output logic tx_busy,
                                                                                   always @(posedge ready) begin
 input logic ready clr,
                                                                                     if (data_out != data_in) begin
 input logic rx,
                                                                                       $display("FAIL: rx data %x does not match tx %x", data_out, data_in);
 output logic ready,
                                                                                     $finish();
 output logic [3:0] led_out,
                                                                                     end
 output logic [6:0] display_out);
                                                                                 else begin
                                                                                      if (data_out == 4'b1111) begin
 logic [7:0] data_input;
                                                                                           //Check if received data is 11111111
 logic [7:0] data output;
                                                                                         $display("SUCCESS: all bytes verified");
 transmitter #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_tx
                                                                                         $finish();
                                                                                       end
    .data_in(data_input),
                                                                                       #10 rstn <= 0;
    .data_en(data_en),
                                                                                       #2 rstn <= 1;
    .clk(clk),
                                                                                       data_in <= data_in + 1'b1;
    .rstn(rstn),
                                                                                       enable <= 1'b0;
                                                                                       #2 enable <= 1'b1;
    .tx(tx),
                                                                                     end
    .tx busy(tx busy);
                                                                                   end
  receiver #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_rx (
                                                                                 endmodule
    .clk(clk),
    .rstn(rstn),
    .ready_clr(ready_clr),
    .rx(rx),
    .ready(ready),
    .data_out(data_output)
 );
 binary_to_7seg converter (
    .data_in(data_output[3:0]),
    .data out(display out)
 );
```