```
1
     library ieee;
 2
 3
     use ieee.std_logic_1164.all;
     use ieee.std_logic_unsigned.all;
 5
 6
     entity UnitatDeControl is
 7
 8
    Port ( Reset : in STD_LOGIC;
 9
        clk : in STD_LOGIC;
10
        co : in STD_LOGIC_VECTOR (5 downto 0);
        func : in STD LOGIC VECTOR (5 downto 0);
11
12
        z : in STD LOGIC;
13
        c : in STD_LOGIC;
        1_sor1 : out STD_LOGIC;
14
15
        1_sor2 : out STD_LOGIC;
16
        e_reg : out STD_LOGIC;
17
        mux_dest : out STD_LOGIC_VECTOR (1 downto 0);
18
        1_mem : out STD_LOGIC;
19
        e_mem : out STD_LOGIC;
        e_mar : out STD_LOGIC;
20
        1_mdr : out STD_LOGIC;
21
22
        e_mdr : out STD_LOGIC;
23
        e_ir : out STD_LOGIC;
24
        1_pc : out STD_LOGIC;
25
        e_pc : out STD_LOGIC;
26
        pc_sup : out STD_LOGIC;
27
        inc_pc : out STD_LOGIC;
        1_desp1 : out STD_LOGIC;
28
29
        1_desp2 : out STD_LOGIC;
30
        1_extsign : out STD_LOGIC;
31
        1_acc : out STD_LOGIC;
32
        e_acc : out STD_LOGIC;
33
        Tancar : out STD LOGIC;
34
        op_alu : out STD_LOGIC_VECTOR (2 downto 0)
35
        );
36
37
     end UnitatDeControl;
38
39
     architecture Behavioral of UnitatDeControl is
40
41
     type Tipus_Estats is (E0, E1, E1a, E2, E3, E4, E5, E6, E6a, E7, E8, E9, E9a, E10,
     E11, E11i, E12, E12i, E13, E14, E14i, E15, E15i, E16, E17, E18, E19, E20);
42
43
     signal Estat : Tipus_Estats;
44
45
     begin
46
47
        transicions: process(clk)
48
           begin
49
           if falling_edge(clk) then
50
51
              if reset='1' then
                  Estat <= E0;
52
53
              else
54
                  case Estat is
55
                     when E0 => Estat <= E1;</pre>
56
                     when E1 => Estat <= E1a;</pre>
57
                     when Ela =>
58
                        -- lw o sw
59
                        if co="100011" or co="101011" then
60
                           Estat <= E2;
61
                        -- beq/bne
```

Page 1 of 13 Revision: UC

```
62
                          elsif co="000100" or co="000101" then
 63
                            Estat <= E7;
 64
                          -- J
 65
                          elsif co="000010" then
 66
                            Estat <= E17;
 67
                          -- jal
 68
                          elsif co="000011" then
 69
                            Estat <= E18;
 70
                          -- jr
 71
                          elsif func="001000" then
 72
                            Estat <= E20 ;
                          -- Arit-log
 73
 74
                          else
 75
                            Estat <= E10;
                      end if;
 77
                      when E2 => Estat <= E3;</pre>
                      when E3 =>
 78
 79
                          -- lw
 80
                         if co="100011" then
 81
                            Estat <= E4;
 82
                          -- sw
 83
                          elsif co="101011" then
 84
                            Estat <= E5;
 85
                          else
 86
                            Estat <= E1;
 87
                      end if;
 88
                      when E4 => Estat <= E5;</pre>
 89
                      when E5 => Estat <= E1;</pre>
 90
                      when E6 => Estat <= E6a;
 91
                      when E6a => Estat <= E1;</pre>
 92
                      when E7 => Estat <= E8;
 93
                      when E8 =>
 94
                          -- beg sense flag de 0
                         if co="000100" and z='0' then
 95
 96
                            Estat <= E1;
 97
                          -- bne amb flag de 0
 98
                          elsif co="000101" and z='1' then
 99
                            Estat <= E1;
100
                          else
101
                            Estat <= E9;
102
                      end if;
                      when E9 => Estat <= E9a;</pre>
103
104
                      when E9a => Estat <= E1;
105
                      when E10 =>
106
                          -- add
                          if func = "100000" then
107
108
                            Estat <= E11;
109
                          -- sub
110
                          elsif func = "100010" then
111
                            Estat <= E13;
112
                          -- and
                          elsif func = "100100" then
113
114
                            Estat <= E14 ;
115
                          -- or
                          elsif func = "100101" then
116
                            Estat <= E15;
117
118
                          -- slt
                          elsif func = "101010" then
119
120
                            Estat <= E16;
121
                          -- addi
                          elsif co = "001000" then
122
123
                            Estat <= E11i;
```

Page 2 of 13 Revision: UC

```
124
                          -- andi
125
                          elsif co = "001100" then
126
                            Estat <= E14i;
127
                          -- ori
                          elsif co = "001101" then
128
129
                             Estat <= E15i;
130
                      end if;
131
                       -- Estats logics
132
                      when E11 => Estat <= E12;</pre>
133
                      when E13 => Estat <= E12;
134
                      when E14 => Estat <= E12;
                      when E15 => Estat <= E12;
135
136
                      when E16 => Estat <= E12;</pre>
137
                      -- Estats inmediats
138
                      when E11i => Estat <= E12i;</pre>
139
                      when E14i => Estat <= E12i;</pre>
140
                      when E15i => Estat <= E12i;
141
                      when E12 => Estat <= E1;
142
                      when E12i => Estat <= E1;</pre>
143
                      -- Estats de jump
144
                      when E17 => Estat <= E1;</pre>
145
                      when E18 => Estat <= E19;
146
                      when E20 => Estat <= E1;</pre>
147
                      when others => Estat <= E1;</pre>
148
                   end case;
149
               end if;
150
            end if;
151
        end process;
152
         sortides: process (Estat)
153
         begin
154
         case Estat is
155
             when E0 =>
156
                1 sor1 <= '0';
                1_sor2 <= '0';
157
                e_reg <= '0';
158
159
                mux_dest <= "00";</pre>
160
                1_mem <= '0';
161
                e_mem <= '0';
162
                e_mar <= '0';
163
               1_mdr <= '0';
               e_mdr <= '0';
164
               e_ir <= '0';
165
166
               1_pc <= '0';
167
                e_pc <= '0';
               pc_sup <= '0';
168
               inc_pc <= '0';
169
170
                l_desp1 <= '0';
171
                1_desp2 <= '0';
172
                l_extsign <= '0';
                1_acc <= '0';
173
174
                e_acc <= '0';
175
                Tancar <= '0';
176
                op_alu <= "000";
177
             when E1 =>
                1_sor1 <= '0';
178
179
                1_sor2 <= '0';
                e_reg <= '0';
180
181
                mux_dest <= "00";
182
                1_mem <= '1';
183
                e_mem <= '0';
                e_mar <= '1';
184
185
                1_mdr <= '0';
```

Page 3 of 13 Revision: UC

```
186
              e mdr <= '1';
187
              e_ir <= '0';
188
              1_pc <= '1';
189
              e_pc <= '0';
              pc_sup <= '0';
190
              inc_pc <= '0';
191
192
              1_desp1 <= '0';
193
              1_desp2 <= '0';
194
              l_extsign <= '0';
              1_acc <= '0';
195
196
              e acc <= '0';
             Tancar <= '0';
197
198
              op_alu <= "000";
199
          when Ela =>
             l_sor1 <= '0';
200
201
              1_sor2 <= '0';
             e_reg <= '0';
202
203
             mux_dest <= "00";
             1_mem <= '0';
204
              e_mem <= '0';
205
              e mar <= '0';
206
              1_mdr <= '1';
207
208
              e_mdr <= '0';
              e_ir <= '1';
209
210
              1_pc <= '0';
211
             e_pc <= '0';
212
             pc_sup <= '0';
213
             inc_pc <= '1';
              1_desp1 <= '0';
214
215
              1_desp2 <= '0';
216
              1_extsign <= '0';
217
              1_acc <= '0';
218
             e acc <= '0';
             Tancar <= '0';
219
              op_alu <= "000";
220
          when E2 =>
221
222
              1_sor1 <= '0';
223
              1_sor2 <= '0';
             e_reg <= '0';
224
225
             mux_dest <= "00";
             1_mem <= '0';
226
227
             e_mem <= '0';
              e_mar <= '0';
228
              1_mdr <= '0';
229
              e_mdr <= '0';
230
              e_ir <= '0';
231
232
              1_pc <= '0';
233
              e_pc <= '0';
234
              pc_sup <= '0';
              inc_pc <= '0';
235
236
              1_desp1 <= '0';
237
              1_desp2 <= '0';
              1_extsign <= '0';
238
              1_acc <= '0';
239
              e_acc <= '0';
240
              Tancar <= '0';
241
              op_alu <= "000";
242
243
          when E3 =>
244
             1_sor1 <= '1';
245
              1_sor2 <= '0';
246
              e_reg <= '0';
247
              mux_dest <= "00";</pre>
```

Page 4 of 13 Revision: UC

```
1_mem <= '0';
248
249
               e_mem <= '0';
250
               e_mar <= '0';
251
               1 mdr <= '0';
               e_mdr <= '0';
252
               e_ir <= '0';
253
254
               1_pc <= '0';
255
               e_pc <= '0';
256
               pc_sup <= '0';
              inc_pc <= '0';
257
258
              1 desp1 <= '0';
              1_desp2 <= '0';
259
              1_extsign <= '1';
260
               1_acc <= '0';
261
262
               e_acc <= '1';
               Tancar <= '0';
263
               op_alu <= "010";
264
265
          when E4 =>
266
              1_sor1 <= '0';
               1_sor2 <= '0';
267
               e_reg <= '0';
268
269
               mux dest <= "00";
270
               1_mem <= '1';
271
              e_mem <= '0';
               e_mar <= '1';
272
273
              1 mdr <= '0';
              e_mdr <= '1';
274
               e_ir <= '0';
275
              1_pc <= '0';
276
277
               e_pc <= '0';
278
              pc_sup <= '0';
279
              inc_pc <= '0';
280
              l_desp1 <= '0';
              1_desp2 <= '0';
281
               1_extsign <= '0';</pre>
282
               1_acc <= '1';
283
284
               e_acc <= '0';
285
               Tancar <= '1';
               op_alu <= "000";
286
287
          when E5 =>
              1_sor1 <= '0';
288
              1_sor2 <= '0';
289
290
               e_reg <= '1';
291
               mux_dest <= "00";
292
              1_mem <= '0';
              e_mem <= '0';
293
294
              e_mar <= '0';
295
               1 mdr <= '1';
296
               e_mdr <= '0';
               e_ir <= '0';
297
298
               1_pc <= '0';
299
               e_pc <= '0';
               pc_sup <= '0';
300
              inc_pc <= '0';
301
              l_desp1 <= '0';
302
               1_desp2 <= '0';
303
               1_extsign <= '0';</pre>
304
305
               1_acc <= '0';
306
               e_acc <= '0';
               Tancar <= '0';
307
               op_alu <= "000";
308
309
            when E6 =>
```

Page 5 of 13 Revision: UC

```
310
               1_sor1 <= '0';
311
               1_sor2 <= '1';
312
              e_reg <= '0';
313
              mux_dest <= "00";
              1_mem <= '0';
314
              e_mem <= '1';
315
316
               e_mar <= '1';
317
              1_mdr <= '0';
318
              e_mdr <= '1';
              e_ir <= '0';
319
320
              1 pc <= '0';
              e_pc <= '0';
321
              pc_sup <= '0';
322
              inc_pc <= '0';
323
324
               1_desp1 <= '0';
325
               1_desp2 <= '0';
              l_extsign <= '0';
326
327
              l_acc <= '1';
328
               e_acc <= '0';
               Tancar <= '1';
329
               op_alu <= "000";
330
          when E6a =>
331
332
              1_sor1 <= '0';
              1_sor2 <= '1';
333
334
              e_reg <= '0';
              mux_dest <= "00";
335
336
              1_mem <= '0';
              e_mem <= '1';
337
              e_mar <= '1';
338
339
              1_mdr <= '0';
340
              e_mdr <= '0';
              e_ir <= '0';
341
342
              1_pc <= '0';
              e_pc <= '0';
343
               pc_sup <= '0';
344
               inc_pc <= '0';
345
346
               1_desp1 <= '0';
347
              1_desp2 <= '0';
348
              1_extsign <= '0';
349
              1_acc <= '1';
               e_acc <= '0';
350
              Tancar <= '1';
351
               op_alu <= "000";
352
353
           when E7 =>
354
               1_sor1 <= '0';
               1_sor2 <= '0';
355
356
              e_reg <= '0';
              mux_dest <= "00";
357
               1_mem <= '0';
358
               e_mem <= '0';
359
360
               e_mar <= '0';
               1_mdr <= '0';
361
               e_mdr <= '0';
362
               e_ir <= '0';
363
              1_pc <= '0';
364
              e_pc <= '0';
365
               pc_sup <= '0';
366
367
              inc_pc <= '0';
368
               l_desp1 <= '0';
369
               1_desp2 <= '0';
370
               1_extsign <= '0';
371
               1_acc <= '0';
```

Page 6 of 13 Revision: UC

```
372
               e_acc <= '0';
373
               Tancar <= '0';
               op_alu <= "000";
374
375
           when E8 =>
376
              l_sor1 <= '1';
               1_sor2 <= '1';
377
378
               e_reg <= '0';
379
               mux_dest <= "00";</pre>
380
              1_mem <= '0';
              e_mem <= '0';
381
382
              e mar <= '0';
              1 mdr <= '0';
383
384
              e_mdr <= '0';
              e_ir <= '0';
385
              1_pc <= '0';
386
387
              e_pc <= '0';
              pc_sup <= '0';
388
389
              inc_pc <= '0';
390
              l_desp1 <= '0';
391
              1_desp2 <= '0';
               l_extsign <= '0';
392
393
               1_acc <= '0';
               e_acc <= '0';
394
               Tancar <= '0';
395
396
               op_alu <= "110";
397
          when E9 =>
398
              1_sor1 <= '0';
399
              1_sor2 <= '0';
400
               e_reg <= '0';
401
              mux_dest <= "00";
402
              1_mem <= '0';
403
              e_mem <= '0';
404
              e mar <= '0';
              1 mdr <= '0';
405
              e_mdr <= '0';
406
               e_ir <= '0';
407
408
               1_pc <= '1';
409
              e_pc <= '0';
              pc_sup <= '0';
410
411
              inc_pc <= '0';
              l_desp1 <= '1';
412
413
              1_desp2 <= '0';
414
              1_extsign <= '0';
415
               1_acc <= '1';
416
               e_acc <= '1';
               Tancar <= '0';
417
418
               op_alu <= "010";
419
           when E9a =>
420
               1_sor1 <= '0';
               1_sor2 <= '0';
421
422
               e_reg <= '0';
423
               mux_dest <= "00";
               1_mem <= '0';
424
               e_mem <= '0';
425
               e_mar <= '0';
426
427
              1_mdr <= '0';
               e_mdr <= '0';
428
429
               e_ir <= '0';
               1_pc <= '0';
430
              e_pc <= '1';
431
432
              pc_sup <= '0';
433
               inc_pc <= '0';
```

Page 7 of 13 Revision: UC

```
1_desp1 <= '0';
434
435
               1_desp2 <= '0';
436
               1_extsign <= '0';</pre>
               1_acc <= '1';
437
               e_acc <= '0';
438
               Tancar <= '0';
439
               op_alu <= "000";
440
          when E10 =>
441
442
              l_sor1 <= '0';
443
              1_sor2 <= '0';
444
              e req <= '0';
              mux_dest <= "00";
445
446
              1_mem <= '0';
              e_mem <= '0';
447
448
              e_mar <= '0';
449
              1_mdr <= '0';
              e_mdr <= '0';
450
451
              e_ir <= '0';
452
              1_pc <= '0';
453
              e_pc <= '0';
               pc_sup <= '0';
454
455
               inc pc <= '0';
456
              l_desp1 <= '0';
457
              1_desp2 <= '0';
458
              1_extsign <= '0';
              1_acc <= '0';
459
460
               e_acc <= '0';
              Tancar <= '0';
461
462
               op_alu <= "000";
463
          when E11 =>
464
              1_sor1 <= '1';
              1_sor2 <= '1';
465
466
              e req <= '0';
              mux_dest <= "00";
467
              1_mem <= '0';
468
               e_mem <= '0';
469
470
               e_mar <= '0';
471
               1_mdr <= '0';
472
              e_mdr <= '0';
473
              e_ir <= '0';
              1_pc <= '0';
474
475
              e_pc <= '0';
              pc_sup <= '0';
476
477
              inc_pc <= '0';
              1_desp1 <= '0';
478
479
              1_desp2 <= '0';
              l_extsign <= '0';
480
481
              1_acc <= '0';
482
               e_acc <= '1';
               Tancar <= '0';
483
484
               op_alu <= "010";
485
          when Elli =>
486
              l_sor1 <= '1';
               1_sor2 <= '0';
487
               e_reg <= '0';
488
               mux_dest <= "00";
489
              1_mem <= '0';
490
               e_mem <= '0';
491
              e_mar <= '0';
492
493
               1_mdr <= '0';
494
               e_mdr <= '0';
495
               e_ir <= '0';
```

Page 8 of 13 Revision: UC

```
496
               1_pc <= '0';
497
               e_pc <= '0';
               pc_sup <= '0';
498
499
               inc_pc <= '0';
500
              l_desp1 <= '0';
               1_desp2 <= '0';
501
               1_extsign <= '1';</pre>
502
503
               1_acc <= '0';
504
               e_acc <= '1';
               Tancar <= '0';
505
               op alu <= "010";
506
           when E12 =>
507
508
               1_sor1 <= '0';
               1_sor2 <= '0';
509
510
               e_reg <= '1';
511
               mux_dest <= "01";
512
              1_mem <= '0';
              e_mem <= '0';
513
514
               e mar <= '0';
              1_mdr <= '0';
515
               e_mdr <= '0';
516
               e_ir <= '0';
517
               1_pc <= '0';
518
               e_pc <= '0';
519
520
              pc_sup <= '0';
521
              inc_pc <= '0';
522
              l_desp1 <= '0';
              1_desp2 <= '0';
523
               1_extsign <= '0';</pre>
524
               1_acc <= '1';
525
526
               e_acc <= '0';
527
              Tancar <= '0';
528
               op alu <= "000";
          when E12i =>
529
               1_sor1 <= '0';
530
               1_sor2 <= '0';
531
532
               e_reg <= '1';
533
               mux_dest <= "00";
               1_mem <= '0';
534
535
              e_mem <= '0';
               e_mar <= '0';
536
              1_mdr <= '0';
537
               e_mdr <= '0';
538
539
               e_ir <= '0';
               1_pc <= '0';
540
               e_pc <= '0';
541
              pc_sup <= '0';
542
543
               inc_pc <= '0';
544
              l_desp1 <= '0';
               1_desp2 <= '0';
545
546
               1_extsign <= '0';</pre>
547
               1_acc <= '1';
548
               e_acc <= '0';
549
               Tancar <= '0';
               op_alu <= "000";
550
            when E13 =>
551
552
              l_sor1 <= '1';
               1_sor2 <= '1';
553
554
               e_reg <= '0';
               mux_dest <= "00";
555
               1_mem <= '0';
556
557
               e_mem <= '0';
```

Page 9 of 13 Revision: UC

```
e_mar <= '0';
558
559
               1_mdr <= '0';
560
               e_mdr <= '0';
561
               e ir <= '0';
               1_pc <= '0';
562
               e_pc <= '0';
563
564
               pc_sup <= '0';
               inc_pc <= '0';
565
               1_desp1 <= '0';
566
567
               1_desp2 <= '0';
568
               1 extsign <= '0';</pre>
               1_acc <= '0';
569
               e_acc <= '1';
570
               Tancar <= '0';
571
572
               op_alu <= "110";
573
           when E14 =>
574
               l_sor1 <= '1';
575
               1_sor2 <= '1';
576
               e_reg <= '0';
               mux_dest <= "00";
577
               1 mem <= '0';
578
               e mem <= '0';
579
580
               e_mar <= '0';
               1_mdr <= '0';
581
582
               e_mdr <= '0';
583
               e_ir <= '0';
584
               1_pc <= '0';
               e_pc <= '0';
585
586
               pc_sup <= '0';
587
               inc_pc <= '0';
588
               1_desp1 <= '0';
589
               1_desp2 <= '0';
590
               1_extsign <= '0';</pre>
               1_acc <= '0';
591
               e_acc <= '1';
592
593
               Tancar <= '0';
594
               op_alu <= "000";
595
           when E14i =>
596
               l_sor1 <= '1';
597
               1_sor2 <= '0';
               e_reg <= '0';
598
               mux_dest <= "00";
599
600
               1 mem <= '0';
601
               e mem <= '0';
               e_mar <= '0';
602
               1_mdr <= '0';
603
604
               e_mdr <= '0';
605
               e_ir <= '0';
               1_pc <= '0';
606
               e_pc <= '0';
607
608
               pc_sup <= '0';
609
               inc_pc <= '0';
               1_desp1 <= '0';
610
611
               1_desp2 <= '0';
               1_extsign <= '1';
612
               1_acc <= '0';
613
               e_acc <= '1';
614
615
               Tancar <= '0';
               op_alu <= "000";
616
617
            when E15 =>
618
               1_sor1 <= '1';
619
                1_sor2 <= '1';
```

```
620
               e_reg <= '0';
621
               mux_dest <= "00";
622
               1_mem <= '0';
623
               e mem <= '0';
               e mar <= '0';
624
               1_mdr <= '0';
625
               e_mdr <= '0';
626
627
               e_ir <= '0';
628
               1_pc <= '0';
629
               e_pc <= '0';
630
               pc sup <= '0';
               inc_pc <= '0';
631
632
               1_desp1 <= '0';
633
               1_desp2 <= '0';
634
               1_extsign <= '0';</pre>
635
               1_acc <= '0';
               e_acc <= '1';
636
637
               Tancar <= '0';
638
               op_alu <= "001";
           when E15i =>
639
               1 sor1 <= '1';
640
641
               1 sor2 <= '0';
642
               e_reg <= '0';
               mux_dest <= "00";</pre>
643
               1_mem <= '0';
644
645
               e mem <= '0';
646
               e_mar <= '0';
               1_mdr <= '0';
647
               e_mdr <= '0';
648
649
               e_ir <= '0';
650
               1_pc <= '0';
               e_pc <= '0';
651
652
               pc_sup <= '0';
               inc_pc <= '0';
653
               1_desp1 <= '0';
654
               1_desp2 <= '0';
655
656
               1_extsign <= '1';
657
               1_acc <= '0';
               e_acc <= '1';
658
659
               Tancar <= '0';
               op_alu <= "001";
660
           when E16 =>
661
               1_sor1 <= '1';
662
663
               1_sor2 <= '1';
664
               e_reg <= '0';
665
               mux_dest <= "00";
               1_mem <= '0';
666
               e mem <= '0';
667
668
               e_mar <= '0';
               1_mdr <= '0';
669
670
               e_mdr <= '0';
               e_ir <= '0';
671
               1_pc <= '0';
672
673
               e_pc <= '0';
               pc_sup <= '0';
674
               inc_pc <= '0';
675
               l_desp1 <= '0';
676
               1_desp2 <= '0';
677
               1_extsign <= '0';</pre>
678
               1_acc <= '0';
679
               e_acc <= '1';
680
                Tancar <= '0';
681
```

```
op_alu <= "111";
682
683
            when E17 =>
684
              l_sor1 <= '0';
685
               1 sor2 <= '0';
686
               e_reg <= '0';
               mux_dest <= "00";</pre>
687
688
               1_mem <= '0';
689
               e_mem <= '0';
690
               e_mar <= '0';
               1_mdr <= '0';
691
692
               e mdr <= '0';
               e_ir <= '0';
693
694
              1_pc <= '1';
               e_pc <= '1';
695
696
               pc_sup <= '1';
697
               inc_pc <= '0';
               1_desp1 <= '1';
698
699
               1_desp2 <= '0';
700
               1_extsign <= '0';</pre>
701
               1_acc <= '1';
               e_acc <= '1';
702
               Tancar <= '0';
703
704
               op_alu <= "010";
           when E18 =>
705
              1_sor1 <= '0';
706
707
              1_sor2 <= '0';
708
               e_reg <= '1';
              mux_dest <= "10";
709
710
               1_mem <= '0';
               e_mem <= '0';
711
712
               e_mar <= '0';
              1_mdr <= '0';
713
714
               e mdr <= '0';
               e_ir <= '0';
715
               1_pc <= '1';
716
               e_pc <= '0';
717
718
               pc_sup <= '0';
719
               inc_pc <= '0';
720
               l_desp1 <= '0';
721
               1_desp2 <= '0';
              l_extsign <= '0';
722
               1_acc <= '0';
723
               e_acc <= '0';
724
               Tancar <= '1';
725
               op_alu <= "000";
726
727
           when E19 =>
728
               1_sor1 <= '0';
729
               1_sor2 <= '0';
730
               e_reg <= '0';
               mux_dest <= "00";
731
732
               1_mem <= '0';
733
               e_mem <= '0';
               e_mar <= '0';
734
735
               1_mdr <= '0';
               e_mdr <= '0';
736
               e_ir <= '0';
737
               1_pc <= '1';
738
739
               e_pc <= '1';
740
               pc_sup <= '1';
741
               inc_pc <= '0';
742
               1_desp1 <= '0';
743
               1_desp2 <= '1';
```

```
1_extsign <= '0';
744
               1_acc <= '1';
745
746
              e_acc <= '1';
              Tancar <= '0';
747
748
              op_alu <= "010";
          when E20 =>
749
              1_sor1 <= '1';
750
751
              1_sor2 <= '0';
752
              e_reg <= '0';
              mux_dest <= "00";
753
              1 mem <= '0';
754
755
              e_mem <= '0';
              e_mar <= '0';
756
              1_mdr <= '0';
757
758
              e_mdr <= '0';
              e_ir <= '0';
759
              1_pc <= '0';
760
              e_pc <= '1';
761
              pc_sup <= '0';
762
              inc_pc <= '0';
763
              1_desp1 <= '0';
764
              1_desp2 <= '0';
765
              l_extsign <= '0';
766
              1_acc <= '0';
767
768
               e_acc <= '0';
769
               Tancar <= '1';
               op_alu <= "000";
770
771
            end case;
772
         end process;
773
     end Behavioral;
```