```
library IEEE;
 1
 2
     use IEEE.STD_LOGIC_1164.ALL;
 3
     use IEEE.STD LOGIC ARITH.ALL;
     use IEEE.STD_LOGIC_UNSIGNED.ALL;
 5
 6
     entity Microprocessador is
7
        Port (
8
           Reset : in STD_LOGIC;
9
           CLK: in STD_LOGIC
10
        );
11
     end Microprocessador;
12
13
     architecture Estructural of Microprocessador is
14
15
        constant CONST31 : std_logic_vector(4 downto 0) := "01111";
16
        constant CONSTO : std_logic_vector(4 downto 0) := "00000";
17
        signal l_sor1, l_sor2,e_reg,l_mem,e_mem,e_mar,l_mdr,e_mdr,e_ir,l_pc,e_pc,pc_sup,inc_pc
     ,l_desp1,l_desp2,l_extsign,l_acc,e_acc,Tancar,z,c : STD_LOGIC;
        signal mux_dest : STD_LOGIC_VECTOR(1 DOWNTO 0);
18
19
        signal op_alu : STD_LOGIC_VECTOR(2 downto 0);
20
        signal rdest : STD_LOGIC_VECTOR (4 downto 0);
21
        signal Instruccio, DB3, DB2, DB1, Alu_op1, Alu_op2, Sortida_Extensio, Adresa_RAM,
     Resultat_ALU , Dades_RAM , Dades_Out_Ram , Dades_Out_MDR_Ram : STD_LOGIC_VECTOR ( 31 downto
      0);
22
23
     begin
2.4
25
        -- Unitat de Control --
26
       uc: UnitatDeControl port map ( Reset, CLK , Instruccio (31 downto 26), Instruccio (5 downto
      0),z ,c ,l_sor1,l_sor2,e_reg,mux_dest,l_mem,e_mem,e_mar,l_mdr,e_mdr,e_ir,l_pc,e_pc,
     pc_sup,inc_pc,l_desp1,l_desp2,l_extsign,l_acc,e_acc,Tancar,op_alu);
27
       -- Registre d'Instruccio --
28
       ir: Latch32Bits port map ( CLK ,e_ir,RESET,DB3 ,Instruccio);
29
       mx: Mux4a1_5Bits port map ( mux_dest ,Instruccio(20 downto 16),Instruccio(15 downto 11)
30
      ,CONST31 ,CONST0 , rdest );
31
32
       -- Banc de Registres --
33
       breg: BancRegistres port map ( Reset ,CLK ,e_reg ,rdest ,DB3 ,l_sor1 ,Instruccio(25
     downto 21) ,l_sor2 ,Instruccio(20 downto 16) ,DB1, DB2);
34
35
       pcs: PCSUP port map ( pc_sup ,DB1, Alu_op1 );
36
37
       pc: ComptadorPrograma port map ( Reset,CLK , inc_pc,l_pc , e_pc , DB3 ,DB1);
38
39
       d1: Desp25a0 port map ( l_desp2 , Instruccio(25 downto 0) , DB2 );
40
41
       d2: DespExtSign15a0 port map ( l_desp1 ,Sortida_Extensio ,DB2);
42
43
       exts: ExtensioDeSigne port map ( l_extsign ,Instruccio (15 downto 0) , DB2,
     Sortida_Extensio);
44
45
       alu: ALU32 port map ( op_alu , Alu_op1 ,DB2 , Resultat_ALU, z,c);
46
47
       acc: Acumulador port map (CLK ,l_acc , e_acc ,Resultat_ALU ,DB3);
48
49
       ma: RegistreMAR port map ( e_mar, DB1 , Adresa_RAM);
50
51
       mr: RAMSin port map ( CLK,e_mem ,l_mem ,Adresa_RAM(7 downto 2) ,Dades_RAM ,
     Dades_Out_Ram);
52
53
       mdr: RegistreMDR port map ( CLK ,Reset ,e_mdr ,l_mdr ,l_mem ,DB2 ,Dades_Ram ,
     Dades_Out_Ram ,DB3);
54
55
       enl: EnllacBus port map ( Tancar , DB3 , DB1);
56
57
     end Estructural;
```