Nama: Septian Bagus Jumantoro Kelas: 1 D4 Teknik Komputer B NRP : 3221600039 1. Source Code • fire_alarm.vhd (Top Module) library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_unsigned.all; entity fire_alarm is port(button: in std_logic; clr: in std_logic; clk: in std_logic; fire: in std_logic; sensor: out std_logic; alarm: out std_logic; hydrant: out std_logic; a_to_g : out STD_LOGIC_VECTOR (6 downto 0); an : out STD_LOGIC_VECTOR (3 downto 0); dp : out STD_LOGIC); end fire_alarm; architecture Behavioral of fire_alarm is component clkdiv is port(mclk : in std_logic; clr : in std_logic;

clk48: out std_logic

end component;

component x7segb is

);

```
port ( x : in STD_LOGIC_VECTOR (15 downto 0);
                                     clk: in STD_LOGIC;
                                     clr : in STD_LOGIC;
                                     a_to_g: out STD_LOGIC_VECTOR (6 downto
0);
                                     an : out STD_LOGIC_VECTOR (3 downto 0);
                                     dp : out STD_LOGIC );
       end component;
       type state_type is (disarm,arm,intrution);
       signal state: state_type;
       signal clk48: std_logic;
       signal x: std_logic_vector(15 downto 0);
begin
       u1: clkdiv port map(
              mclk => clk,
              clr => clr,
              clk48 \Rightarrow clk48
              );
       process(button, fire, clk48)
       begin
              if clr='1' then
                     state <= disarm;
              elsif clk48' event and clk48='1' then
                     case state is
                             when disarm =>
                                                  if button = '1' then state <= arm;
                                                                 else state <=
disarm;
                                                                 end if;
```

```
when arm => if button = '0' and fire = '1' then state <=
intrution;
                                                                   elsif button = '1' and fire =
'0' then state <= disarm;
                                                                   else state <= arm;
                                                                   end if;
                                                           if button = '0' and fire = '1' then
                                  when intrution =>
state <= intrution;
                                                                                    elsif button
= '1' and fire = '0' then state <= disarm;
                                                                                    else state
<= intrution;
                                                                                    end if;
                         end case;
                         sensor <= fire;
                end if;
        end process;
        process(state, fire, clk48)
        begin
                case state is
                         when disarm \Rightarrow alarm \Leftarrow '0'; hydrant \Leftarrow '0'; x \Leftarrow
"0100000100110011";
                         when arm \Rightarrow alarm \Rightarrow '0'; hydrant \Rightarrow '0'; x \Rightarrow
"0100010000010010";
                         when intrution => if fire = '1' then alarm <= '1'; hydrant <= '1';
                                                                            else alarm <= '1';
hydrant <= '0';
                                                                            end if;
                end case;
        end process;
        u2: x7segb port map
```

```
(x=>x, clk=>clk, clr=>clr, a_to_g=>a_to_g, an=>an, dp=>dp);
```

end Behavioral;

• clkdiv.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity clkdiv is
Port (mclk: in STD_LOGIC;
              clr : in STD_LOGIC;
              clk48 : out STD_LOGIC);
end clkdiv;
architecture Behavioral of clkdiv is
signal q:std_logic_vector(23 downto 0);
begin
       process(mclk, clr)
       begin
              if clr = '1' then
                     q \le x"000000"; --format hexadesimal
              elsif mclk' event and mclk = '1' then
                     q \le q + 1;
              end if;
              clk48 \le q(22);
       end process;
end Behavioral;
```

• x7segb.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity x7segb is
      port( x : in STD_LOGIC_VECTOR (15 downto 0);
                    clk: in STD_LOGIC;
                    clr : in STD_LOGIC;
                    a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
                    an : out STD_LOGIC_VECTOR (3 downto 0);
                    dp : out STD_LOGIC);
end x7segb;
architecture x7seg of x7segb is
             signal s: STD_LOGIC_VECTOR (1 downto 0);
             signal digit: STD_LOGIC_VECTOR (3 downto 0);
             signal aen: STD_LOGIC_VECTOR (3 downto 0);
             signal clkdiv: STD_LOGIC_VECTOR (20 downto 0);
begin
             s \le clkdiv(20 downto 19);
             dp \le '1';
             aen <= "1111";
-- set aen(3 downton 0) for leading blenks
             aen(3) \le x(15) or x(14) or x(13) or x(12);
             aen(2) \le x(15) or x(14) or x(13) or x(12) or x(11) or x(10) or x(9) or x(8);
             aen(1) \le x(15) or x(14) or x(13) or x(12) or x(11) or x(10) or x(9) or x(8) or
x(7) or x(6) or x(5) or x(4);
             aen(0) \le '1'; -- digit 0 always on
```

```
-- quad 4 to 1 mux
               process(s,x)
               begin
                              case s is
                                              when "00" => digit <= x(3 downto 0);
                                              when "01" => digit \leq x(7 \text{ downto } 4);
                                              when "10" => digit <= x(11 downto 8);
                                              when others \Rightarrow digit \Leftarrow x(15 downto 12);
                              end case;
               end process;
-- 7 segment decoder: hex7seg
               process(digit)
               begin
                              case digit is
                                              when x"0" => a_{to}g <= "0000001";
                                             when x"1" => a_to_g <= "0000001";
                                             when x"2" => a_to_g <= "0001001";
                                             when x''4'' => a_to_g <= "11111111";
                                              when others => a_{to}g <= "0111000";
                              end case;
               end process;
-- digit select: ancode
               process(s,aen)
               begin
                              an <= "1111";
                              if aen(conv_integer(s)) = '1' then
                                              an(conv_integer(s)) <= '0';
                              end if;
```

```
end process;
```

-- clock devider

process(clk,clr)

begin

if clr = '1' then

 $clkdiv \ll (others => '0');$

elsif clk' event and clk = '1' then


 $clkdiv \le clkdiv + 1$;

end if;

end process;

end x7seg;

2. Analisa



3. Source Code Traffic Light

	Date
- 61	If the transfers of mission
Fource Code:	- Paris — Jon
Ibrory LEEE;	
use Tree . STO LOGIC - 1164 ALL;	. Int. o cases only
use IEEE . STD_LOGIC_Unsigned. ALL;	The state of the s
entity traffic is part (Lie de la les la les
clr: in STO-LOGIC;	
CLK. in STD_LOGIC;	dilate by here w
lights: Out STD-LOGIC-VECTOR (5 downto	
end traffic;	· Jille Sells
architecture Behavioral of traffic is type	a lighteen in this is
State type is (50, 5, 5, 5, 5, 5, 5, 5);	
signal	distribution of the second of the
state: state type;	G Dt Trees G Track
Signal count= STO_LOGIC_VECTOR (3 down to	o); constant
SEC 5 : STD_LOGIC_VECTOR (3 downloo)	
SEC 1: STD - LOGIC - VECTOR (3 dunho o	
Process (clr, clk)	
begin	16
if cir = "1" then	
Slate L=50;	147114.00 4.00
can\ L= x "0";	s and a count Cantag or
else if eatif event and clh: "I' then	The state of the s
case slate is	Taylord and superior
When so=> if count 4 secs then	too' - to see
state Leso;	
count L= count al;	6
else	
skite L= SI;	
(an) = x'0;	
end it;	
When Si => if can't L sec i then	L.Chelling.
Slate L= 51;	
count L= Count +1;	
else	
State 4:52;	
Count L= x"0";	
end if:	

	Date
when S2 => if count LSEC , then state	L=Sa;
count L= Count +1;	
else state L= S3;	ag (plant)
count L=x*o"; end if;	h dans to the said
when 53 => it count / SEC 5 then State	
count L= count +1; else state L= SA;	
can L= x"o"; else if;	and a second second
when sa >> if count I secs then state	
can1 L= count+1;	4 10 10 10 1
else slate 1:55;	
Can) L=×"0";	and the state of t
end if;	
when So => if count I SECI then State I= So;	
count L= count +1;	J_
else	once full that I have the
Slate L= So;	the second second second
(an) L=x"0";	AND THE RESERVE AND THE PERSON NAMED IN COLUMN
ebe if;	A 1 10 10 10
when others => state L= So;	
Common Co	
end it; and process;	
2: process (state) begin case state is	
When So => Lights /= "100001";	The state of the s
when S1 => lights L= "100010";	
When 52 => Ughls L= "100100";	and the same
when s3 >> lights L= "001100";	
when 51 => lights L= "010100";	A Section 1
when 55 => Lights 4 "100100";	
and case;	
end process;	3.00 m (Fig. 1)
end behavioral;	
Ca.	1000
	The state of the s
The Section of the Se	
2 2 2 2 c = 122	