

DECODER 7 SEGMENT PART 2



Nama : Septian Bagus Jumantoro

Kelas : 1 - D4 Teknik Komputer B

NRP : 3221600039

Dosen : Reni Soelistijorini B.Eng., MT.

Mata Kuliah : Praktikum Rangkaian Logika 2


Hari/Tgl. Praktikum: Jumat, 13 Mei 2022

Percodan 7 - Decoder 7 Segmen

- Mampu mengimplementasikan algoritma decoder 7 segmen.
- Dapat menampilkan nilai masukan keluaran pada 7 segmen dalam modul FPGA.

2. Teori

Pada percobaan ini akan mempelajari beberapa rangkaian kombinasional yaitu
BCD to 7'segmen. Rangkaian BCD to 7'segmen adalah rangkaian kombinasional yang mengkodekan bilangan biner menjadi bilangan desimal, selanjutnya bilangan tersebut di konfigurasi menjadi tampilan seven segmen. Konfigurasi seven segmen pada board spartan 3 ditunjukan pada gambar 7.1.



Gambar 7. 1 Konfigurasi seven segmen pada board spartan3

Terdapat 4 buah sevensegmen yang disusun secara pararel dengan data 1-g dan dot di rangkai menjadi satu. Sedangkan kendali tampilan di atur melalui pin AN di setiap segmen.

3. Alat dan Bahan

- 1. PC yang sudah terinstall ISE 13.1
- 2. Xilinx Sparatan 3
- 3. Downloader JTAG USB
- 4. Power Supply 5 volt

4. Langkah Percobaan

A. 7 Segmen Display.

Percobaan ini akan membuat program dengan masukan switch dan keluaran 7segmen.

- 1. Buatlah new project dengan nama Lab7A.
- 2. Tambahkan program dibawah ini.
 - a. 7-segmen Decoder dengan Logic Equation

```
library | EEE;
use | EEE.STD_LOG| C_1164.ALL;
entity hex7seg is
    Port ( x : in STD_LOG(C_VECTOR (3 downto 0);
           a_to_g : out STD_LOGIC_VECTOR (6 downto 0));
end hex7seg;
architecture hex7seg_le of hex7seg is
begin
      a_to_g(6) \leftarrow (not x(3) and not x(2) and not x(1) and x(0)) --a
              or (not x(3) and x(2) and not x(1) and not x(0))
              or (x(3) and x(2) and not x(1) and x(0))
              or (x(3)) and not x(2) and x(1) and x(0);
      a_to_g(5) \leftarrow (x(2) \text{ and } x(1) \text{ and not } x(0))
                                                                        - - b
              or (x(3) \text{ and } x(1) \text{ and } x(0))
              or (not x(3) and x(2) and not x(1) and x(0))
              or ( x(3) and x(2) and not x(1) and not x(0));
      a_to_g(4) \leftarrow (not x(3) and not x(2) and x(1) and not x(0))
              or (x(3) and x(2) and x(1))
              or (x(3)) and x(2) and not x(0);
      a_to_g(3) \leftarrow (not x(3) and not x(2) and not x(1) and x(0)) --d
              or (not x(3) and x(2) and not x(1) and not x(0))
              or (x(3)) and not x(2) and x(1) and not x(0)
              or (x(2) and x(1) and x(0));
      a_{tog}(2) \le (not x(3) and x(0))
              or (not x(3) and x(2) and not x(1))
              or (not x(2) and not x(1) and x(0));
      a_to_g(1) \leftarrow (not x(3) and not x(2) and x(0))
                                                                        -- f
              or (not x(3) and not x(2) and x(1))
              or (not x(3) and x(1) and x(0))
              or (x(3) \text{ and } x(2) \text{ and not } x(1) \text{ and } x(0));
      a_to_g(0) \leftarrow (not x(3) and not x(2) and not x(1))
                                                                        -- g
              or (x(3)) and x(2) and not x(1) and not x(0)
              or (not x(3) and x(2) and x(1) and x(0));
end hex7seg_le;
```

b. 7-Segmen Decoder Case Statement

```
begin
      process(x)
      begin
             case x is
                                               -- abcdef g
                    when x"0" => a_to_g <= "0000001";--0
                    when x"1" => a_to_g <= "1001111";--1
                    when x"2" => a_to_g <= "0010010";--2
                    when x"3" => a_to_g <= "0000110";--3
                    when x"4" => a_to_g <= "1001100"; -- 4
                    when x"5" => a_to_g <= "0100100"; -- 5
                    when x"6" => a_to_g <= "01000000"; -- 6
                    when x"7" => a_to_g <= "0001111";--7
                    when x"8" => a_to_g <= "00000000"; -- 8
                    when x"9" => a_to_g <= "0000100"; -- 9
                    when x"A" => a_to_g <= "0001000"; -- a
                    when x"B" => a_to_g <= "1100000"; -- b
                    when x"C" => a_to_g <= "0110001";--c
                    when x"D" => a_to_g <= "1000010"; -- d
                    when x"E" => a_to_g <= "0110000"; -- e
                    when others => a_to_g <= "0111000"; -- f
             end case;
      end process;
end hex7segb;
```


Script 7. 2. 7-Segmen Case Statement

c. 7-Segmen Top Level

```
library | EEE;
use | EEE.STD_LOG| C_1164.ALL;
entity hex7seg_top is
    Port ( sw : in STD_LOG C_VECTOR (3 downto 0);
           a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
           an : out STD_LOGIC_VECTOR (3 downto 0);
           dp : out STD_LOGIC);
end hex7seg_top;
architecture hex7seg_top of hex7seg_top is
      component hex7segb is
             port(
                    x: in STD_LOGIC_VECTOR (3 downto 0);
                  a_to_g : out STD_LOG C_VECTOR (6 downto 0)
             );
      end component;
begin
      an <= "00000";
                         -- all digit on
      dp<= ' 1' ;
                          -- dp off
      d4: hex7seg port map (x=>sw, a_to_g=>a_to_g);
```

```
end hex7seg_t op;
```

- 3. Atur agar program hex7seg_top menjadi Top modul.
- 4. Lakukan Synthezises-XST, pastikan tidak ada error.
- 5. Tambahkan konfigurasi pin dengan cara tambahkan new source|
 Implementation Contraints File. Beri nama hex7seg_top.




- 6. Klik Pada jendela hex7seg_top.ucf dan isikan konfigurasi pin seperti gambar diatas.
- 7. Lakukan SynthezisesXST | Implement Design | Generate programming File sampai de ngan programming ke board Spartan-3 FPGA.
- 8. Atur switch sesuai dengan 1 digit angka terakhir nrp anda.
- 9. Foto hasil tampilan seven segmen.

B. Multiplexing 7-Segmen

Percobaan ini untuk menampilkan data angka "1234" ke 7segmen dengan pengaturan tampilan dari enable 7segmen melaui push botton.

Blok program ditunjukkan pada gambar 7.2.



- 1. Buatlah new project dengan nama Lab7B.
- 2. Tambahkan Program baru dengan nama mux7seg_top.
- 3. Pastikan top modul pada mux7seg_top.vhd.



4. Tulis program mux7seg_top.vhd berikut ini.

```
library | EEE;
use | EEE.STD_LOG C_1164.ALL;


entity mux7seg_top is
    Port ( btn : in STD_LOG C_VECTOR (3 downto 0);
        a_to_g : out STD_LOG C_VECTOR (6 downto 0);
        an : out STD_LOG C_VECTOR (3 downto 0);
        dp : out STD_LOG C_VECTOR (3 downto 0);
    end mux7seg_top;

architecture mux7seg of mux7seg_top is
    signal x: STD_LOG C_VECTOR (15 downto 0);
    signal s: STD_LOG C_VECTOR (1 downto 0);
    signal digit: STD_LOG C_VECTOR (3 downto 0);
```

```
when "10" => digit <= x(11 downto 8);
                  when others => digit <= x(15 downto 12);
     end process;
     process (di gi t)
     begin
            case digit is
                  when x"0" => a_to_g <= "0000001";
                  when x"1" => a_to_g <= "1001111"; --1
                  when x"2" => a_to_g <= "0010010"; --2
                  when x"3" => a_to_g <= "0000110"; --3
                  when x"4" => a_to_g <= "1001100"; --4
                  when x"5" => a_to_g <= "0100100"; --5
                  when x"6" => a_to_g <= "0100000"; --6
                  when x"7" => a_to_g <= "0001111"; --7
                  when x"8" => a_to_g <= "00000000";</pre>
                  when x"9" => a_to_g <= "0000100";
                  when x"A" => a_to_g <= "0001000";
                  when x"B" => a_to_g <= "11000000"; --b
                  when x"C" => a_to_g <= "0110001"; --c
                  when x"D" => a_to_g <= "1000010"; --d
                  when x"E" => a_to_g <= "0110000"; --e</pre>
                  when others => a_to_g <= "0111000"; --f
            end case;
     end process;
end mux7seg;
```

Program 4. Multiplexing 7-Segmen

5. Tambahkan file .ucf untuk konfigurasi pin. Seperti dibawah ini.




- 6. Jalankan programnya dan upload program ke dalam chip FPGA-nya
- 7. Ubah program agar tampilkan di seven segmen adalah 4 digit terakhir NRP anda.
- 8. Fotokan hasil tampilannya.

C. Multiplexing 7segmen Display dengan ClockDevider

Tampilan dari empat 7 segmen akan diatur secara otomatis oleh ClockDevider.

Ada 2modelprogram yang akan ditampilkan yaitu *x7seg* dan *x7segb*.



x7seg.

- 1. Buatlah *new project* dengan nama **Lab7C1**.
- 2. Tambahkan program dibawah ini.
- 3. Seperti pada langkah sebelumnya. Tambahkan program vhdl berikut ini.

```
library | EEE;
use | EEE.STD_LOG| C_1164.ALL;
use | EEE.STD_LOG| C_unsi gned.ALL;
entity x7seg is
    Port ( x : in STD_LOGIC_VECTOR (15 downto 0);
           clk: in STD_LOGIC;
           clr: in STD_LOGIC;
           a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
           an : out STD_LOGIC_VECTOR (3 downto 0);
           dp : out STD_LOGIC);
end x7seg;
architecture x7seg of x7seg is
   signal s : STD_LOGIC_VECTOR (1 downto 0);
   signal digit : STD_LOG C_VECTOR (3 downto 0);
   signal aen : STD_LOG C_VECTOR (3 downto 0);
   signal clkdiv : STD_LOGIC_VECTOR (20 downto 0);
begin
   s <= cl kdi v (20 downto 19);
   aen <= "1111";
   dp <= '1';
-- Quad 4 to 1 mux
   process(s,x)
   begin
         case s is
               when "00" => digit <=x(3 downto 0);
               when "01" => digit <=x(7 downto 4);
               when "10" => digit <=x(11 downto 8);
               when others => digit <=x(15 downto 12);
          end case;
   end process;
-- 7-segment decoder: hex7seg
   process (di gi t)
   begin
         case digit is
               when x"0" => a_to_g <= "0000001"; --0
               when x"1" => a_to_g <= "1001111"; --1
               when x"2" => a_to_g <= "0010010"; --2
```

```
when x"3" => a_to_g <= "0000110";</pre>
                                                        --3
                 when x"4" => a_to_g <= "1001100";</pre>
                 when x"5" => a_to_g <= "0100100";</pre>
                                                        --5
                 when x"6" => a_to_g <= "0100000";</pre>
                                                        --6
when x"7" \Rightarrow a_to_g \Leftarrow "0001111"; --7
                 when x"8" => a_to_g <= "00000000";</pre>
                                                        --8
                 when x"9" => a_to_g <= "0000100";
                                                        --9
                 when x"A" => a_to_g <= "0001000";
                                                        - - a
                 when x"B" => a_to_g <= "1100000";</pre>
                                                        - - b
                 when x"C" => a_to_g <= "0110001";</pre>
                                                        --c
                 when x"D" => a_to_g <= "1000010";
                                                       - - d
                 when x"E" => a_to_g <= "0110000"; --e
                 when others => a_to_g <= "0111000";</pre>
          end case;
    end process;
-- Digit select: ancode
   process(s,aen)
   begin
          an <= "1111";
          if aen(conv_integer(s))='1' then
                 an (conv_i nt eger (s)) <=' 0';
          end if:
    end process;
-- Clock devider
   process(clk, clr)
    begin
          if clr='1' then
                 cl kdi v <= (others => '0');
           elsif clk'event and clk='1' then
                 cl kdi v <= cl kdi v+1;
          end if;
    end process;
end x7seg;
```

Program 5. Multiplexing 7-Segmen dengan ClockDevider A

```
a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
          an : out STD_LOGIC_VECTOR (3 downto 0);
          dp : out STD_LOG(C);
end x7seg_top;
architecture x7seg_top of x7seg_top is
     component x7seg is
           Port (x: in STD_LOGIC_VECTOR (15 downto 0);
                 clk: in STD_LOGIC;
                 clr: in STD_LOGIC;
                 a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
                 an : out STD_LOGIC_VECTOR (3 downto 0);
                 dp : out STD_LOG(C);
     end component;
     signal x: STD_LOG C_VECTOR (15 downto 0);
begin
     x <= x"1234";
     x1 : x7seg port map
      (x=>x, clk=>ntlk, clr=>btn, a_to_g=>a_to_g,an=>an, dp=>dp);
end x7seg_top;
```

Program 6. Multiplexing 7-Segmen Top Modul

- 4. Jalankan programnya dan upload program ke dalam chip FPGA-nya
- 5. Ubah program agar tampilkan di seven segmen adalah "Kelas(A/B)" "0" 2 digitterakhirNRP anda.
- 6. Fotokan hasil tampilannya.

x7segb.

- 1. Buatlah new project dengan nama Lab7C2.
- 2. Tambahkan program dibawah ini.
- 3. Seperti pada langkah sebelumnya. Tambahkan program vhdl berikut ini.

```
library | EEE;
use | EEE.STD_LOG| C_1164.ALL;
use | EEE.STD_LOG| C_unsi gned.ALL;
xcii
```

```
entity x7segb is
    Port ( x : in STD_LOG C_VECTOR (15 downto 0);
          clk: in STD_LOGIC;
          clr : in STD_LOGIC;
          a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
          an : out STD_LOG C_VECTOR (3 downto 0);
          dp : out STD_LOG C);
end x7segb;
architecture x7seg of x7segb is
      signal s: STD_LOG C_VECTOR (1 downto 0);
      signal digit: STD_LOGIC_VECTOR (3 downto 0);
      signal aen: STD_LOGIC_VECTOR (3 downto 0);
      signal clkdiv: STD_LOGIC_VECTOR (20 downto 0);
begin
      s <= cl kdi v (20 downto 19);
      dp <= '1';
-- set aen(3 downto 0) for leading blenks
     aen(3) \le x(15) or x(14) or x(13) or x(12);
     aen(2) \le x(15) or x(14) or x(13) or x(12) or
              x(11) or x(10) or x(9) or x(8);
      aen(1) \le x(15) or x(14) or x(13) or x(12) or
              x(11) or x(10) or x(9) or x(8) or
              x(7) or x(6) or x(5) or x(4);
      aen(0) <= '1'; --digit 0 always on
-- Quad 4 to 1 mux
     process(s,x)
     begin
            case s is
                  when "00" => digit <= x(3 downto 0);
                  when "01" => digit <= x(7 downto 4);
                  when "10" => digit <= x(11 downto 8);
                  when others => digit <= x(15 downto 12);
            end case;
      end process;
-- 7-segment decoder: hex7seg
     process(digit)
     begin
            case digit is
                  when x"0" => a_to_g <= "0000001"; --0
                  when x"1" => a_to_g <= "1001111";
                  when x"2" => a_to_g <= "0010010"; --2
```

```
when x"3" => a_to_g <= "0000110";
                  when x"4" => a_to_g <= "1001100";
                  when x"5" => a_to_g <= "0100100";
                                                       --5
                  when x"6" => a_to_g <= "0100000";
                  when x"7" => a_to_g <= "0001111";
                                                       --7
                  when x"8" => a_to_g <= "00000000";
                                                       --8
                  when x"9" => a_to_g <= "0000100";
                                                       - - 9
                  when x"A" => a_to_g <= "0001000";
                                                       - - a
                  when x"B" => a_to_g <= "1100000";
                  when x"C" => a_to_g <= "0110001";
                                                       --c
                  when x"D" => a_to_g <= "1000010";
                                                      - - d
                  when x"E" => a_to_g <= "0110000";
                  when others => a_to_g <= "0111000"; --f
            end case;
      end process;
-- Digit select: ancode
      process(s, aen)
      begin
            if aen(conv_integer(s)) = '1' then
                  an (conv_i nt eger (s)) <=' 0';
            end if:
      end process;
-- Clock Devider
      process(clk,clr)
      begin
           if clr='1' then
                 cl kdi v <= (others =>' 0' );
            elsif clk'event and clk='1' then
                  cl kdi v <= cl kdi v + 1;
            end if;
      end process:
end x7seg;
```

Program 7. Multiplexing 7-Segmen dengan ClockDevider B

```
library | EEE;
use | EEE.STD_LOG|C_1164.ALL;

entity x7segb_top is
    Port ( clk : in STD_LOG|C;
        btn : in STD_LOG|C_VECTOR (3 downto 0);
        sw : in STD_LOG|C_VECTOR (7 downto 0);
        a_to_g : out STD_LOG|C_VECTOR (6 downto 0);
```

```
an : out STD_LOG C_VECTOR (3 downto 0);
          dp : out STD_LOG(C);
end x7segb_top;
architecture x7seg_top of x7segb_top is
     component x7segb is
            Port ( x : in STD_LOG C_VECTOR (15 downto 0);
                      clk: in STD_LOGIC;
                       clr: in STD_LOGIC;
                       a_to_g : out STD_LOGIC_VECTOR (6 downto 0);
                      an : out STD_LOGIC_VECTOR (3 downto 0);
                      dp : out STD_LOG(C);
     end component;
     signal x : STD_LOGIC_VECTOR (15 downto 0);
begin
-- concatenate switch and 3 bottons
     x <= sw & btn(2 downto 0) & "01010"; -- digit 0 =A
     x2 : x7segb port map
                 (x=>x, clk=>clk, clr=>btn(3), a_to_g=>a_to_g,an=>an,
dp=>dp);
end x7seg_top;
```

Program 8. Multiplexing 7-Segmen Top Modul B

- 4. Jalankan programnya dan upload program ke dalam chip FPGA-nya
- 5. Ubah program agar tampilkan di seven segmen adalah "CE" 2 digit terakhir NRP anda.
- 6. Fotokan hasil tampilan seven segmen dan konfigurasi switch.

5. Hasil Percobaan

Percobaan C - A

Definisi Pin

```
1 NET "mclk" CLOCK DEDICATED ROUTE = FALSE;

2 NET btn LOC = M13;

3

4 NET Y(0) LOC = N16;

5 NET Y(1) LOC = F13;

6 NET Y(2) LOC = R16;

7 NET Y(3) LOC = P15;

8 NET Y(4) LOC = N15;

9 NET Y(5) LOC = G13;

10 NET Y(6) LOC = E14;

11

12 NET an(0) LOC = D14;

13 NET an(1) LOC = G14;

14 NET an(2) LOC = F14;

15 NET an(3) LOC = E13;

16

17 NET dp LOC = P16;
```

Tampilan Pada Board



Tampilan b039 pada 7 segment display

Percobaan C - B

Definisi Pin

```
1 NET "clk" CLOCK_DEDICATED_ROUTE = FALSE;
 NET btn(0) LoC = M13;

NET btn(1) LoC = M14;

NET btn(1) LoC = L13;

NET btn(2) LoC = L13;

NET btn(3) LoC = L14;
 8 NET sw(0) LOC=F12;
   NET sw(1) LOC=G12;
10 NET sw(2) LOC=H14;
11 NET sw(3) LOC=H13;
12 NET sw(4) LOC=J14;
13 NET sw(5) LOC=J13;
14 NET sw(6) LOC=K14;
   NET sw(7) LOC=K13;
17 NET y(0) LOC = N16;
18 NET y(1) LOC = F13;
19
   NET y(2) LOC = R16;
20 NET y(3) LOC = P15;
21 NET Y(4) LOC = N15;
22 NET Y(5) LOC = G13;
23 NET y(6) LOC = E14;
24
25 NET an(0) LOC = D14;
26 NET an(1) LOC = G14;
27 NET an(2) LOC = F14;
28 NET an(3) LOC = E13;
29
30 NET dp LOC = P16;
```

Tampilan pada Board



Tampilan CE39 pada 7 segment display

Mini Project

Source Code Binary to BCD

```
library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.std_logic_unsigned.all;
       entity projectA bcd is
port( b : in STD_LOGIC_VECTOR(7 downto 0);
    p : out STD_LOGIC_VECTOR(9 downto 0)
25
28 end projectA_bcd;
        architecture Behavioral of projectA bcd is
30
31
             bcdl:process(b)
variable z :STD_LOGIC_VECTOR(17 downto 0);
33
34
35
                  for i in 0 to 17 loop
   z(i):= '0';
end loop;
36
37
38
39
                  z(10 downto 3):=b;
for i in 0 to 4 loop
  if z(11 downto 8) > 4 then
  z(11 downto 8) := z(11 downto 8) +3;
end if;
40
42
43
44
45
46
47
48
49
                       if z(15 downto 12)>4 then
z(15 downto 12):= z(15 downto 12)+3;
end if;
                 z(17 downto 1):= z(16 downto 0);
end loop;
50
           p <= z(17 downto 8);
end process bcdl;</pre>
53
54
55 end Behavioral;
```

Source Code 7 Segment Decoder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity projectA is
port( x : in STD LOGIC VECTOR(15 downto 0);
              clk : in STD_LOGIC;
              clr : in STD LOGIC;
              y : out STD_LOGIC_VECTOR(6 downto 0);
              an : out STD_LOGIC_VECTOR(3 downto 0);
              dp : out STD LOGIC);
end projectA;
architecture Behavioral of projectA is
       signal s : STD_LOGIC_VECTOR(1 downto 0);
       signal digit : STD_LOGIC_VECTOR(3 downto 0);
       signal aen : STD_LOGIC_VECTOR(3 downto 0);
       signal clkdiv : STD LOGIC VECTOR(20 downto 0);
begin
       s <= clkdiv(20 downto 19);
       aen <= "1111";
       dp <= '1';
       process(s,x)
       begin
              case s is
                     when "00" => digit <= x(3 \text{ downto } 0);
                     when "01" => digit <= x(7 \text{ downto } 4);
                     when "10" => digit <= x(11 downto 8);
                     when others \Rightarrow digit \Leftarrow x(15 downto 12);
              end case;
       end process;
```

```
process(digit)
       begin
              case digit is
                     when x"0" => y <= "0000001";
                     when x"1" => y <= "1001111";
                     when x"2" => y <= "0010010";
                     when x"3" => y <= "0000110";
                     when x"4" => y <= "1001100";
                     when x"5" => y <= "0100100";
                     when x"6" => y <= "0100000";
                     when x"7" \Rightarrow y \le "0001111";
                     when x"8" => y <= "0000000";
                     when others => y <= "0000100";
              end case;
       end process;
       process(s,aen)
       begin
              an <= "1111";
              if aen(conv_integer(s)) = '1' then
                     an(conv_integer(s)) <= '0';</pre>
              end if;
       end process;
       process(clk,clr)
       begin
              if clr = '1' then
                     clkdiv <= (others => '0');
              elsif clk' event and clk = '1' then
                    clkdiv <= clkdiv+1;</pre>
              end if;
       end process;
end Behavioral;
```

Top Modul

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC unsigned.ALL;
entity projectA_top is
port( clk: in STD LOGIC;
              btn : in STD LOGIC;
              sw : in STD_LOGIC VECTOR(7 downto 0);
              y : out STD LOGIC VECTOR(6 downto 0);
              an : out STD LOGIC VECTOR(3 downto 0);
              dp : out STD LOGIC
end projectA top;
architecture Behavioral of projectA top is
       component projectA is
              port( x : in STD LOGIC VECTOR(15 downto 0);
                            clk : in STD LOGIC;
                            clr : in STD LOGIC;
                            y : out STD_LOGIC_VECTOR(6 downto 0);
                            an : out STD_LOGIC_VECTOR(3 downto 0);
                            dp : out STD_LOGIC
                            );
       end component;
```

Definisi Pin

```
NET sw(0) LOC = F12;
 2 NET sw(1) LOC = G12;
 3 NET sw(2) LOC = H14;
 4 NET sw(3) LOC = H13;
 5 NET sw(4) LOC = J14;
 6 NET sw(5) LOC = J13;
 7 NET sw(6) LOC = K14;
8 NET sw(7) LOC = K13;
9
10 NET btn LOC = M13;
11
12 NET y(0) LOC = N16;
13 NET y(1) LOC = F13;
14 NET y(2) LOC = R16;
15 NET y(3) LOC = P15;
16 NET y(4) LOC = N15;
17 NET y(5) LOC = G13;
18 NET y(6) LOC = E14;
19
20 NET an(0) LOC = D14;
21 NET an(1) LOC = G14;
22 NET an(2) LOC = F14;
23 NET an(3) LOC = E13;
24
25 NET dp LOC = P16;
```

Tampilan pada Board



2 digit paling kiri berasal dari input Biner Switch. 2 digit dari kanan merupakan nilai dari switch dengan +1



2 digit paling kiri berasal dari input Biner Switch. 2 digit dari kanan merupakan nilai dari switch dengan +1

6. Analisa dan Kesimpulan

No.
Date:
Anulisa don kesimpulan
Percoboon C-a
Boto praktikum tersebit merupakan pragram rangkaian Decader 7 segmant dangan
transplan rangkaian 16 to 1 mux don clock dender. Rangkaian in hampir sama durin
percoboon B, hanny sope digit select bergina ulk kedip sowi frekuensi.
Percoboon C - b
Pado praktikum tersebut hampir sama dangan percabaan sebulunga, hanya berbeda
input. Inputrup sendir, ada 4 untuk mengubah digit paling karan dan 4 untuk
marquish digit puting kini. Until meraptur digit terakhir dapat langsung meraptuh
source code poda Top Modul.
The state of the s
 Mini project
Rub praktilium tarsebul menupukan gabungan dari Newde 7 segment, Binary to
BCD dur Top Modul. Pado program fersebut memerlukan 4 input bit yong hemibi boner.
Der nilai biner diubah menyadi BCD. Lalu husil diri kanversi fersebut dinoxikhan
ke Deader 7 segment which digadkon cultur poda 7 segment display.