

## Phase-Locked Loop

### Description

The assignment consist on simulating a pre-designed Phase-Locked Loop, based on the 90 nm Generic Process Kit from Cadence, following the tutorial file named *PLL\_Tutorial* located at [1].

The software package is *StartCDS5b101*. The cellviews used for this assignment are described in **Table 1**.

Ether library cellviews	Description
PLL_160_MHZ	PLL circuit
PLL_160MHZ_LF	Low-Pass Filter
PLL_160MHZ_PDIV	Input Prescaler
PLL_160MHZ_MDIV	Output Prescaler
PLL_CP	Charge Pump
PLL_PFD	Phase Frequency Detector
VCO_320MHZ	Voltage Controlled Oscillator

Ether_sim library cellviews	Description
pll_160MHz_start_sim	PLL circuit testbench
pll_pfd_cp1f_sim	PFD, CP and LPF testbench
pll_pfd_sim	PFD testbench
pll_vco_320MHz_sim	VCO testbench

**Table 1.** Cellviews used from *ether* and *ether\_sim* libraries.

## Phase-Locked Loop

The phase-locked loop is a closed-loop control system that synchronizes the phase of an output signal with the phase of an input signal, making the output signal to have the same frequency of the incoming signal.

The phase is the integral of the frequency. This implies that in locked state the phase difference between the input phase  $\varphi_{in}(t)$  and output phase  $\varphi_{out}(t)$  must be constant:

$$\frac{d\varphi_{out}(t)}{dt} - \frac{d\varphi_{in}(t)}{dt} = 0 \rightarrow \omega_{out} = \omega_{in} \quad (1)$$


The basic elements of a Phase-Locked Loop are:

- Phase-Frequency Detector
- Charge Pump
- Low-Pass Filter
- Voltage-Controlled Oscillator

Depending on the application, it may also be included a Frequency Divider to provide a Feedback signal back to the PFD instead of the VCO output.

The key parameters of a Phase-Locked Loop are:

- Free-running Frequency
- Capture Range
- Lock-in Range
- Open Loop Bandwidth
- Dead zone
- Power Consumption




**Figure 1.** Block diagram of a Phase-Locked Loop system.

## Phase-Frequency Detector

Its function is to detect the phase difference between two signals, and deliver a proportional output. It also responds to frequency difference to, hence the name phase-frequency detector.

It is a 3-state phase-frequency detector composed by two D-type Flip-Flops, and one AND gate.

It compares the input reference signal phase with the VCO output signal phase, and creates output pulses UP or DOWN which are used to steer the Charge Pump, as described on **Table 2**.



**Figure 2.** Diagram of a Flip-Flop PFD.

IN	VCO	UP	DOWN	Status
0	0	0	0	Initial condition
0	1	0	1	Out leads In , VCO too fast
1	0	1	0	In leads Out , VCO too slow
1	1	1->0 , Z	1->0, Z	RESET ( High Z), VCO Drifts

**Table 2.** Truth table of the Flip-Flop PFD.

## Charge Pump


The Charge Pump is a “transducer”, composed of two controllable current sources connected to one common output, which takes the phase difference response output current from the PFD and translates it into a control signal voltage to change the frequency of the VCO.

This signal is the result of charge pulses being integrated by a loop filter capacitance, a Low-Pass Filter.

The current being sink/sourced is proportional to the maximum available current and a Gain coefficient  $K_{PD}$  in V/rad.

$$i_{ave} = I_{CP} \cdot \frac{\tau_{diff}}{T_{period}} = I_{CP} \cdot \frac{|\Delta\phi|}{2\pi} \quad (2)$$

$$K_{PD} = \frac{I_{CP}}{2\pi} \quad (3)$$




**Figure 3.** Diagram of a Charge Pump connected to a 2nd Order LPF.

### Dead Zone

As the PLL tries to synchronize the Input Reference and the Feedback signals, the phase difference reduces. The control signal changes as UP or DOWN pulses change proportionally.

Under lock condition, there is almost no phase difference, and RESET input for both Flip-Flops is driven through the AND gate (OR gate if the signals are taken from the  $\bar{Q}$ 's). This sets the UP and DOWN into a high impedance state, making the Charge Pump to produce neither a positive charge nor a negative charge pulses.


The phase error  $\Delta\phi_e$  may be so small that the PFD output pulses, either UP or DOWN, are not long enough to drive the Charge Pump. The VCO would drift, possibly for a long time, until a significant phase error is developed making the CP to start producing either positive or negative current pulses once again.



**Figure 4.** Diagram of the phase range showing the dead-zone (no current output).

To overcome this condition, the tri-state PFD is forced to operate with a minimum finite output pulse duration. This is done by inserting a “Delay cell” between the RESET input of both Flip-Flops and the output of the AND gate.

The combined delay of the AND gate, the Delay cell, and any phase difference (one leading the other) will determine the time both pulses will remain “asserted” before they are both reset.




**Figure 5.** PFD corrected and the linearization of the phase range.

Therefore, for very small phase differences even when  $\Delta\phi = 0$ , both outputs of the PFD (UP and DN) send pulses to the charge pump of approximately equal width and amplitude. These pulses inject to and sink from the loop filter the respective amount of current. As a consequence, the dead zone is eliminated without modifying the VCO control voltage.

This method improves PFD gain linearity, but reduces the usable phase range from  $4\pi$ . The delay has to be large enough to reduce the impact of noise at very low phase differences.

### Low-Pass Filter

A 2nd Order LPF is used to convert the Charge Pump output current into a voltage to control the VCO.



**Figure 6.** Diagram of a 2nd Order LPF.

The transfer function is given as:


$$F(s) = \frac{sRC_1 + 1}{s^2RC_1C_1 + s(C_1 + C_2)} = \frac{sRC_1 + 1}{s(C_1 + C_2)(sRC_a + 1)} \quad (4)$$

$$C_a = \frac{C_1C_1}{C_1 + C_2} \quad \omega_1 = \frac{1}{RC_1} \quad \omega_{p3} = \frac{1}{RC_a} \quad (5), (6), (7)$$

The function of  $C_2$  at the LPF transfer function is to attenuate or “smooth” discrete voltage steps or ripples of the series RC network, due to the sudden change of current from the output of the Charge Pump. Normally  $C_2 \ll C_1$  to minimize the influence of its pole.

### Voltage-Controlled Oscillator

The Voltage-Control Oscillator is an oscillator which delivers an output frequency that may be increased or decreased according to an input voltage. The relationship generally is non-linear, but it behaves linearly for some smaller range called **VCO tuning range**.



**Figure 7.** VCO block.

The VCO oscillates at an angular frequency  $\omega_{out}$ , defined by the free-running frequency  $\omega_o$  and a control voltage  $V_{control}$  times the gain coefficient  $K_{VCO}$  (in rad/V/s) shown in equation (8).

$$\omega_{out} = \omega_o + K_{VCO} \cdot V_{control} \quad (rad/s) \quad (8)$$


When  $V_{control} = 0$ , the VCO oscillates at its free-running frequency  $\omega_o$ .

The gain  $K_{VCO}$  is approximately equal to the slope of the linear part of the  $\omega_{out}$  vs  $V_{control}$  curve.

The  $V_{control}$  range where the  $\omega_{out}$  has a linear behaviour is defined as the  $V_{control}$  tuning range.

### Frequency Divider

It is a circuit that takes an input frequency, divides it by an integer N, and generates an output frequency which is a multiple of the input frequency.



**Figure 8.** Frequency Divider or Prescaler.

$$f_o = \frac{f_i}{N} \quad (9)$$

In the PLL circuit for this assignment, the frequency divider cell PLL\_PDIV divides the incoming frequency by 5. The frequency divider PLL\_MDIV divides the VCO output frequency by 64. The resulting signals are fed into the phase detector to be compared.

### Free Running frequency

It is the frequency of the VCO output when there is no input reference signal.

### Frequency range (capture range)

It is defined as the range of input frequencies in which the PLL can acquire a lock condition from an unlocked state (free-running VCO). The frequency range cannot be greater than the locking range.


### Locking range

It is defined the range of frequencies that the VCO can track after it has acquired locking. The range is limited by the capacity of the VCO.


## Procedure

For the assignment purposes, the following modifications from the original circuit were done:

- The PLL\_LPF cellview was modified by removing the two NMOS transistor.
- The PLL\_160\_MHz\_sim was modified by removing the AutoReset Block (PLL\_ARST and PLL\_ARST\_DIG), and replacing the original LPF circuit with a modified one.



**Figure 9.** Schematic of the original LPF circuit PLL\_160MHZ\_LF.



**Figure 10.** Schematic of the modified LPF circuit named PLL\_160MHZ\_LF\_mod.







Rise times:

Outputs	T-rise = 1ps	T-rise = 200ps
160MHz_CLK:	198 ps	192.819 ps
5MHz_CLK:	56.2145 ps	55.398 ps
DN:	34.8115 ps	35.6261 ps
UP:	33.67 ps	33.4346 ps
FBCLK:	54.12 ps	54.87 ps
CLK_REF:	159 fs	160 ps
VCO:	63.4297 ps	63.772 ps


**Table 2.** Rise time of different output for an input.

The rise time and fall time for the input signal is set to **200 ps**.

### Phase Detector Dead Zone

The test-bench for calculating the dead-zone is composed by the CP, the LPF and a dummy load, shown in **Figure 15**.

The calculation is done in two steps: first for the positive side of the phase margin where the input signal leads the feedback, and then for the negative side of the phase margin where the input signal lags the feedback.




**Figure 15.** Test-bench for computing the dead-zone band.

### Input signal leads feedback signal

The DN input is set as 0V. The pulse width of the UP input signal is set by `fREF_pulsew`. Using the setting in **Figure 16**, a Parametric Analysis is run for 1ps to 500ps, in linear steps of 10ps. The result will be a family of waveforms of Vcntl. The curve in **Figure 17** can be plotted using the following equation:


`average(getData("/Vcntl" ?result "tran"))`

By setting DN input to zero (no pulses), there will always be a phase difference present, and the limit of the dead-zone will be easier to point out. The Vcontrol will start to rise until a minimum phase difference (pulse width) condition is met.




**Figure 16.** ADE settings for Phase Detector Dead Zone simulation.

For a frequency  $f$ , the **dead-zone portion** where reference **input signal leads** the feedback output signal of the VCO lies between  $0 \leq \Delta\phi \leq 2\pi f \cdot \Delta t$ , where  $\Delta t = 90 \text{ ps}$  as seen in **Figure 17**.



**Figure 17.** Input Reference signal leading the Feedback signal.




**Figure 18.** Input Reference signal leading the Feedback signal.


### *Input signal lags feedback signal*

Same steps as the previous simulation, except that the UP input is set as 0V. The pulse of the DN input signal is set by `fREF_pulsew`.

For the same frequency  $f$ , the dead zone portion where reference **input signal lags** the feedback output signal of the VCO lies between  $-2\pi f \cdot \Delta t \leq \Delta\phi \leq 0$ , where  $\Delta t = 116.3 \text{ ps}$  as seen in **Figure 19**.



**Figure 19.** The Feedback signal leading the Input Reference signal.



**Figure 20.** Input Reference signal lagging the Feedback signal.

## VCO Output Frequency Range

Two test-benches will be used to compute the VCO Output Frequency Range for a  $V_{control}$  range, and then compare the results.


### First Test-Bench

The **first test-bench** involves only the VCO block, shown in **Figure 21**. For simulation, *Ultrasm* simulator was used instead of *Spectre*.


Setting the Analog Design Environment with the settings shown in **Figure 22**, a Parametric Analysis is being run by sweeping the parameter **vCNTL** from 0V to 2V with a step size of 0.1V. A family of VCO output signals will be generated as seen in **Figure 23**.

The plot in **Figure 24** is being generated by typing the following command in the Calculator:


```
frequency(getData("/VCO_CLK" ?result "tran"))
```




**Figure 21.** VCO block test-bench to calculate the VCO frequency range.



**Figure 22.** ADE simulation settings for the first test-bench for the VCO frequency range.



**Figure 23.** Plot of waveform of VCO output for a control voltage of 0.2V.



**Figure 24.** Plot of the VCO output frequency vs control voltage with the first test-bench.

From the results in **Figure 24** using the test-bench on **Figure 21**, the following points can be observed:

- For a  $V_{control}$  range between **0V** and **0.4V**, the VCO output frequency  $\omega_{out}$  doesn't vary significantly and is between **66.6 MHz** and **66.77 MHz**.
- For a  $V_{control}$  range between **0.5V** and **2.0V**,  $f_{out}$  behaves linearly between **68.42 MHz** and **618.4 MHz**. This  $V_{control}$  range will be the  $V_{control}$  tuning range.
- The value of the VCO gain  $K_{VCO}$  is **432.02 MHz/V**.
- For a  $V_{control} = V_{DD} = 2V$ , the VCO output frequency  $\omega_{out}$  is set around **618.4 MHz**.

The **VCO output frequency range** for the first test-bench goes from **68.42 MHz** to **618.4 MHz**.



### *Input Frequency Range and PLL Output Frequency Range*

From **Figure 24**, it can be pointed out the following:

- A Frequency Divider is located between the input of the PLL and the PFD. The Reference Input at the PFD is the result of dividing the incoming input frequency by  $N=5$ .
- So, the incoming frequency is 5 times larger than the frequency being compared at the PFD.
- The Feedback input at the PFD is the VCO output frequency being divided by  $N=64$ .
- There is a Frequency Divider that divides the VCO output by 2. This is located within the PLL\_160MHZ\_MDIV block. The resulting division is the output of the PLL.

To calculate the Input Frequency Range and the PLL Output Frequency Range, the Prescalers have to be included.

The minimum incoming input frequency that the PLL can follow is:

- At Feedback input  $N=64$ :  $(68.42 \text{ MHz} / 64) = 1.06906 \text{ MHz}$  approximately.
- If PLL is locked, the Reference input has to be equal to the feedback:  $1.06906 \text{ MHz}$ .
- The incoming input frequency will be:  $(1.06906 \text{ MHz} * 5) = 5.34531 \text{ MHz}$ .

The maximum incoming input frequency that the PLL can follow is:

- At Feedback input  $N=64$ :  $(618.4 \text{ MHz} / 64) = 9.6656 \text{ MHz}$  approximately.
- If PLL is locked, the Reference input has to be equal to the feedback:  $9.6656 \text{ MHz}$ .
- The incoming input frequency will be:  $(9.6656 \text{ MHz} * 5) = 48.328 \text{ MHz}$ .


If the Frequency Dividers are included, then **input frequency range** goes from **1.069 MHz** to **48.328 MHz** and the resulting **PLL output frequency range** (where  $f_{out} \div 2$ ) goes from **34.21 MHz** to **309.2 MHz**, based on a  $V_{control}$  tuning range between **0.5V** and **2.0V**.

## Second Test-Bench

The second test-bench, shown back in **Figure 12**, involves the complete PLL circuit used for the assignment.

This time, the approach is different:

For simulation, *Ultrasim* simulator is used instead of *Spectre*. Setting the Analog Design Environment with the settings shown in **Figure 25**, a Parametric Analysis is being run by sweeping the PLL input frequency *fREF* from 1MHz to 52MHz in steps of 1MHz.



**Figure 25.** ADE settings for the second test-bench to find the VCO frequency range.

The simulation will generate a family of waveforms for the selected nodes, 52 waveforms for each node. Each waveform is referred to the input frequency parameter *fREF* (input frequency coming from outside the PLL). The focus right now is over the *VCO\_CLK* and *vCNTL* nodes.

Taking the average of the family of waveforms for *vCNTL* will generate a curve of *Vcontrol* vs Input Frequency as shown in **Figure 26**, with the following command in the Calculator:

```
average(getData("/I3/vCNTL" ?result "tran"))
```

Also, **Figure 27** shows the plot of the VCO output frequencies vs Input Frequency with the following command in the Calculator:

```
frequency(getData("/I3/I13_VCO_CLK" ?result "tran"))
```




Figure 26. VCO control voltage vs Input Frequency.




Figure 27. VCO Output Frequency vs Input Frequency.

To find the VCO frequency at a particular control voltage, the two previous plots have to be copied in a new window. Since they share a same axis, Input Reference Frequency, a “Y vs Y” function can be performed. This will generate a new plot in which the y-axis will be a selected y-axis of one plot, and the x-axis will be the y-axis of the other plot (by default). **Figure 28** shows the resulting plot with a table of the values for each point.




Figure 28. VCO Output Frequency vs Vcontrol.

From the results in **Figure 28**, the following points can be observed:

- For a  $V_{control}$  range between 50.68 mV and 71.215 mV, the VCO output frequency  $\omega_{out}$  doesn't vary linearly and goes from 68.151 MHz to 68.1581 MHz.
- For a  $V_{control}$  range between 417.928 mV and 1.83748 V,  $f_{out}$  behaves linearly between 74.5128 MHz and 589.505 MHz. This  $V_{control}$  range will be the  $V_{control}$  tuning range.
- The value of the VCO gain  $K_{VCO}$  is 453.3 MHz/V.
- For a  $V_{control} = V_{DD} = 1.858V$ , the VCO output frequency  $\omega_{out}$  is set around 589.505 MHz.

The VCO output frequency range for the second test-bench goes from 74.5128 MHz to 589.505 MHz, for a  $V_{control}$  tuning range between 417.928 mV and 1.83748 V.

The input frequency range goes from 6 MHz to 49 MHz, and the resulting PLL output frequency range (where  $f_{out} \div 2$ ) goes from 37.2564 MHz to 294.753 MHz.

Parameters	VCO Block only	Complete PLL
Min. $f_{out}$ from VCO	68.42 MHz	74.5128 MHz
Max. $f_{out}$ from VCO	618.4 MHz	589.505 MHz
Min. $f_i$	5.34531 MHz	6 MHz
Max. $f_i$	48.328 MHz	49 MHz
Min. $f_{out}$ from PLL	34.21 MHz	37.2564 MHz
Max. $f_{out}$ from PLL	309.2 MHz	294.753 MHz
Gain $K_{VCO}$	432.02 MHz/V	453.3 MHz/V
Min. $V_{control}$ (tuning)	0.5 V	417.928 mV
Max. $V_{control}$ (tuning)	2.0 V	1.83748 V
VCO free-running frequency $f_o$	66.6MHz	68.15 MHz

**Table 3.** Comparison of the result from both simulations.


### Locking Range

To find the locking range, first the PLL has to acquire lock condition, and then move the input frequency to see if the PLL can acquire lock at the new frequency.

The test-bench is shown in **Figure 29**, where the input signal is composed by an odd number of ideal current pulse sources connected to the input node and a resistor as a load. The output will be in volts.

Starting with two current sources, they will run one after the other separated by some delay. They will have the same frequency, but they will be 180° apart. This will produce an output of zero just when the second current source starts.

The next current source will start exactly at the same time as the second current source, showing only the signal of the newest current source for some delay until another current signal, with the same frequency and a phase shift of 180°, adds up with the previous signal. The settings are shown in **Figure 30**.



**Figure 29.** Test-bench to prove the Locking Range.




Figure 30. Settings for the Locking Range test-bench.




Figure 31. Plot of the different nodes for an input range between 10 MHz and 50 MHz.

The plot in **Figure 31** shows that the PLL can acquire lock condition for an input frequency of 10 MHz, and follows the input signal for subsequent input frequency changes up to 50 MHz. This means that it can lock 1 MHz more than previously established as for 49 MHz.


It is concluded that the locking range goes from 6 MHz up to 50 MHz.

### Frequency Range (Capture Range)


To find the frequency range, a range of input frequencies is applied (one per simulation) while the VCO runs at free-running frequency and see at which frequencies the PLL can acquire lock.

From the simulation of the Complete PLL circuit done in the “VCO Frequency Range – Second Test-Bench” section, the input frequency -after the prescaler (5MHz\_CLK)- and the feedback (FBCLK) are plotted vs the input reference frequency. The plot is shown in **Figure 32**.

A parametric analysis is done by sweeping the input frequency from 1 MHz up to 50 MHz, and observing at which frequencies the PLL acquires lock.



**Figure 32.** VCO Output Frequency vs Vcontrol.



**Figure 33.** Zoomed portion of the plot in Figure 18.


From **Figure 33**, it seems that the PLL acquires lock, maintaining a “constant” frequency difference around 40 KHz, for an input frequency range from 6 MHz to 17 MHz.

Beyond 17 MHz, the PLL tries to lock with the Input Frequency but with an increasing phase difference, until it reaches the point it cannot follow it anymore (around 49 MHz), showing almost no increase in frequency as seen in **Figure 32**.


It can be concluded that the PLL can acquire lock for a frequency range that goes from 6 MHz to 49 MHz.

Plots of  $V_{control}$ , Feedback and “prescaled” Input Frequency for different Input Frequencies are shown from **Figure 34** to **Figure 40**. These plots show the time (phase) shift between the PFD inputs at those particular input frequencies.





**Figure 34.** Phase difference plot for an input frequency of 6 MHz after 25 $\mu$ s of simulation.



**Figure 35.** Phase difference plot for an input frequency of 12 MHz after 25 $\mu$ s of simulation.




Figure 36. Phase difference plot for an input frequency of 24 MHz after 25μs of simulation.




Figure 37. Phase difference plot for an input frequency of 36 MHz after 25μs of simulation.




Figure 38. Phase difference plot for an input frequency of 42 MHz after 25μs of simulation.





Figure 39. Phase difference plot for an input frequency of 48 MHz after 25μs of simulation.



**Figure 40.** Phase difference plot for an input frequency of 50 MHz after 25μs of simulation.

Using the following formula to calculate the phase difference between the two signals, assuming they are “equal” in frequency since the PLL has acquired lock condition:

$$\Delta\phi = 2\pi \cdot f \cdot \Delta t \quad (10)$$

The phase shift  $\Delta\phi$  has to be smaller than a full period, or  $2\pi$ . This means that the factor  $f \cdot \Delta t$  has to be smaller than  $\frac{1}{2\pi}$ .

Here, the frequency is divide by 5 since it is the frequency coming from the input prescaler, which happens to be “the same” as the feedback.

$$\Delta\phi = 2\pi \cdot \frac{f}{5} \cdot \Delta t \quad (11)$$

Plots	$f$	$\Delta t$	$\Delta\phi$	PLL Locked
Figure 34	6 MHz	4.9735 ns	0.037499rad	True
Figure 35	12 MHz	36.22 ns	0.546185 rad	True
Figure 36	24 MHz	187.3 ps	0.005649 rad	True
Figure 37	36 MHz	253 ps	0.011445 rad	True
Figure 38	42 MHz	328.7 ps	0.017348 rad	True
Figure 39	48 MHz	1.429 ns	0.086195 rad	True
Figure 40	50 MHz	14.518 ns	0.91219 rad	True

**Table 4.** Calculation of phase shift for different input frequencies to verify lock condition.

## Loop Filter Bandwidth

The following formula describes the loop filter transfer function:

$$LF(s) = K_{PD} \cdot F(s)$$

Since  $C_2$  is rated to be very small compared to  $C_1$ , it can be neglected, and the loop filter bandwidth can be approximated to the following equation:

$$\omega_1 = \omega_{3dB} = \frac{1}{RC_1}$$

Having  $R = 29.9959 \text{ K}\Omega$  and  $C_1 = 44.0256 \text{ pF}$ :

$$\omega_{3dB} = \frac{1}{RC_1} = \frac{1}{(29.9959 \text{ K}\Omega)(44.0256 \text{ pF})} = 757.2387 \text{ Krad/s}$$

$$f_{3dB} = \frac{\omega_{3dB}}{2\pi} = 120.518 \text{ KHz}$$


## Power consumption

The Power Consumption can be measured from the power supply VDD, and it will be considered as the average power consumed during the time of a simulation.


Also, it is measured at two processing corners: TT (or NN) at 27 °C, and FF at 85 °C.

## Process Corner: Typical-Typical @ 27 °C

The settings are shown in **Figure 40** for the Typical-Typical process corner at 27 °C



**Figure 40.** Analog Design Environment settings for the TT (NN) process corner.



**Figure 41.** Plot of the transient current from VDD.


The power can be calculated using the following command on the Calculator:

`average(v("/VDD" ?result "tran"))*average(i("V0.p" ?result "tran"))`

The power consumption measured was **16.295 mW**.

### Process Corner: Fast-Fast @ 85 °C

The settings are shown in **Figure 42** for the Fast-Fast process corner at 85 °C



**Figure 42.** Analog Design Environment settings for the TT (NN) process corner.

The power consumption measured was **16.917 mW**.

## Phase-Locked Loop

### Description

The assignment consist on simulating a pre-designed Phase-Locked Loop, based on the **90 nm Generic Process Kit** from Cadence, following the tutorial file named "**PLL\_Tutorial**" located at Reference [1].

The software package is **StartCDS5b101**.

### Results

Ether library cellviews	Description
PLL_160_MHZ	PLL circuit
PLL_160MHZ_LF	Low-Pass Filter
PLL_160MHZ_PDIV	Input Prescaler
PLL_160MHZ_MDIV	Output Prescaler
PLL_CP	Charge Pump
PLL_PFD	Phase Frequency Detector
VCO_320MHZ	Voltage Controlled Oscillator

Ether_sim library cellviews	Description
pll_160MHz_start_sim	PLL circuit testbench
pll_pfd_cp1f_sim	PFD, CP and LPF testbench
pll_pfd_sim	PFD testbench
pll_vco_320MHz_sim	VCO testbench

**Table 1.** Cellviews used from *ether* and *ether\_sim* libraries.

Process Corner	Power Consumption	Reference
Typical-Typical @ 27 °C	16.295 mW	Pg. 30
Fast-Fast @ 85 °C	16.917 mW	Pg. 30

**Table 2-a.** PLL parameters for the assignment.

Parameter	Value	Reference
Rise and Fall time	200 ps	Pg. 11
Frequency Range	6 MHz - 50 MHz	Pg. 24
Locking Range	6 MHz - 50 MHz	Pg. 23
Deadzone (lead)	90 ps	Pg. 12
Deadzone (lag)	116.3 ps	Pg. 13
Loop Filter Bandwidth	120.518 KHz	Pg. 29

**Table 2-b.** PLL parameters for the assignment.

Parameters	Value	Reference
Min. $f_{out}$ from VCO	74.5128 MHz	Pg. 21
Max. $f_{out}$ from VCO	598.759 MHz	Pg. 21
Min. $f_i$	5.82131 MHz	Pg. 21
Max. $f_i$	46.778 MHz	Pg. 21
Min. $f_{out}$ from PLL	37.2564 MHz	Pg. 21
Max. $f_{out}$ from PLL	299.38 MHz	Pg. 21
Gain $K_{VCO}$	453.3 MHz/V	Pg. 21
Min. $V_{control}$ (tuning)	417.928 mV	Pg. 21
Max. $V_{control}$ (tuning)	1.858 V	Pg. 21
VCO free-running frequency $f_o$	68.15 MHz	Pg. 21

**Table 3.** Comparison of the result from both simulations.

Plots	$f_{in}$	$\Delta t$	$\Delta\phi$	PLL Locked
Figure 34	6 MHz	4.9735 ns	0.037499rad	True
Figure 35	12 MHz	36.22 ns	0.546185 rad	True
Figure 36	24 MHz	187.3 ps	0.005649 rad	True
Figure 37	36 MHz	253 ps	0.011445 rad	True
Figure 38	42 MHz	328.7 ps	0.017348 rad	True
Figure 39	48 MHz	1.429 ns	0.086195 rad	True
Figure 40	50 MHz	14.518 ns	0.91219 rad	True

**Table 4.** Calculation of phase shift for different input frequencies to verify lock condition.





## References

- [1]. Tad, "PLL Tutorial". PDF. Protected:  
[http://www.doe.carleton.ca/courses/ELEC5708/protected/Tutorials\\_2014/PLL%20tutorial.pdf](http://www.doe.carleton.ca/courses/ELEC5708/protected/Tutorials_2014/PLL%20tutorial.pdf)
- [2]. Fahim, "Clock Generator for SOC Processors, Circuits and Architecture". Kluwer Academic Publishers, June 2005.
- [3]. Analog Devices, "Fundamentals of Phase Locked Loops (PLLs) MT-086". PDF. Available:  
<http://www.analog.com/static/imported-files/tutorials/MT-086.pdf>
- [4] Razavi, "Design of Analog Integrated Circuits". McGraw-Hill. August 2000
- [5] "Phase Locked Loop Circuits". PDF. Available:  
[http://www.ece.ucsb.edu/~long/ece594a/PLL\\_intro\\_594a\\_s05.pdf](http://www.ece.ucsb.edu/~long/ece594a/PLL_intro_594a_s05.pdf)
- [6] Fischette, "Practical Tips for Phase Locked Loop Design", 2009. PDF. Available:  
[http://www.delroy.com/PLL\\_dir/tutorial/PLL\\_tutorial\\_slides.pdf](http://www.delroy.com/PLL_dir/tutorial/PLL_tutorial_slides.pdf)
- [7]. Banerjee, "PLL Performance, Simulation, and Design" 2<sup>nd</sup> Edition. 2001. PDF. Available:  
[http://web.itu.edu.tr/pazarci/pll/NSC\\_PLL\\_Handbook\\_DeansBook\\_4\\_01.pdf](http://web.itu.edu.tr/pazarci/pll/NSC_PLL_Handbook_DeansBook_4_01.pdf)
- [8] "Experiment #68 – Phase Locked Loops, the Basics". PDF. Available:  
<https://www.princeton.edu/~romalis/PHYS312/datasheets/Phase%20locked%20loop.pdf>