## Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



до лабораторної роботи N = 3

з дисципліни «Моделювання комп'ютерних систем» на тему:

«Поведінковий опис цифрового автомата Перевірка роботи автомата за допомогою стенда Elbert V2 – Spartan 3A FPGA»

Варіант №14

Виконав: ст. гр. КІ-201 Когут Д.А. Прийняв: ст. викладач каф. ЕОМ Козак Н. Б. **Мета роботи**: На базі стенда реалізувати цифровий автомат для обчислення значення виразів.

## SEG DECODER CONCESSOR CONCESSOR

Puc. 1 – Top Level

```
Файл ACC.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ACC is

Port (WR: in STD_LOGIC;
 RESET: in STD_LOGIC;
 CLK: in STD_LOGIC;
 INPUT: in STD_LOGIC_VECTOR (7 downto 0);
 OUTPUT: out STD_LOGIC_VECTOR (7 downto 0));
end ACC;

architecture ACC_arch of ACC is
 signal DATA: STD_LOGIC_VECTOR (7 downto 0);
begin
 process (CLK)
```

```
begin
  if rising_edge(CLK) then
  if RESET = '1' then
  DATA <= (others => '0');
  elsif WR = '1' then
  DATA <= INPUT;
  end if;
  end if;
  end process;

OUTPUT <= DATA;

end ACC_arch;
```

```
—
Файл ALU.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ALU is
  Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
     B: in STD_LOGIC_VECTOR(7 downto 0);
     OP: in STD_LOGIC_VECTOR(1 downto 0);
     OUTPUT : out STD_LOGIC_VECTOR(7 downto 0);
                OVERFLOW: out STD_LOGIC);
end ALU;
architecture ALU_Behavioral of ALU is
     component FullAdder8 is
 Port (A: in STD_LOGIC_VECTOR (7 downto 0);
     B: in STD_LOGIC_VECTOR (7 downto 0);
     Ci: in STD LOGIC;
     S: out STD_LOGIC_VECTOR (7 downto 0);
     Co: out STD LOGIC):
     end component;
     signal AdderOut: STD_LOGIC_VECTOR(7 downto 0) := (others =>
'0');
     signal Carry: STD_LOGIC;
     signal SEL: STD_LOGIC := '0';
     signal MuxB: STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
```

```
begin
     MuxB \le B when (SEL = '0') else not B;
      Adder: FullAdder8 port map(
                       A \Rightarrow A.
                       B \Rightarrow MuxB,
                       Ci \Rightarrow SEL,
                       S => AdderOut,
                       Co => Carry
                 );
     ALU_EX: process (A, B, OP, Carry, AdderOut)
     begin
           case (OP) is
                 when "00" => OUTPUT <= A nor B; OVERFLOW <= '0';
                 when "01" => SEL <= '0'; OUTPUT <= AdderOut;
OVERFLOW <= Carry;
                 when "10" => SEL <= '1'; OUTPUT <= AdderOut;
OVERFLOW <= not Carry;
                 when others => OUTPUT <= B; OVERFLOW <= '1';
           end case;
     end process;
end ALU_Behavioral;
```

```
Файл CPU.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity CPU is
    port( ENTER_OP1 : IN STD_LOGIC;
              ENTER_OP2: IN STD_LOGIC;
              CALCULATE: IN STD_LOGIC;
              RESET: IN STD_LOGIC;
              CLOCK: IN STD LOGIC;
              RAM_WR: OUT STD_LOGIC;
              RAM_ADDR: OUT STD_LOGIC_VECTOR(1
DOWNTO 0);
              CONST: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
              ACC_WR : OUT STD_LOGIC;
              ACC_RST : OUT STD_LOGIC;
              IN_SEL : OUT STD_LOGIC_VECTOR(1 downto 0);
              OP: OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
end CPU;
```

```
architecture CPU arch of CPU is
type STATE_TYPE is (RST, IDLE, LOAD_OP1, LOAD_OP2,
RUN_CALCO, RUN_CALC1, RUN_CALC2, RUN_CALC3, RUN_CALC4,
FINISH);
signal CUR_STATE : STATE_TYPE;
signal NEXT STATE: STATE TYPE;
begin
     SYNC_PROC: process (CLOCK)
 begin
   if (rising_edge(CLOCK)) then
    if (RESET = '1') then
      CUR_STATE <= RST;
    else
      CUR_STATE <= NEXT_STATE;
    end if:
   end if;
 end process;
     NEXT_STATE_DECODE: process (CLOCK)
 begin
   NEXT STATE <= CUR STATE;
          case(CUR_STATE) is
               when RST =>
                    NEXT STATE <= IDLE;
               when IDLE
                              =>
                    if (ENTER OP1 = '1') then
                         NEXT_STATE <= LOAD_OP1;
                    elsif (ENTER OP2 = '1') then
                         NEXT_STATE <= LOAD_OP2;
                    elsif (CALCULATE = '1') then
                         NEXT_STATE <= RUN_CALCO;
                    else
                         NEXT_STATE <= IDLE;
                    end if;
               when LOAD_OP1
                                   =>
                    NEXT_STATE <= IDLE;
               when LOAD_OP2
                    NEXT_STATE <= IDLE;
```

```
when RUN_CALC0 =>
                  NEXT STATE <= RUN CALC1;
             when RUN_CALC1 =>
                  NEXT STATE <= RUN CALC2;
             when RUN_CALC2 =>
                  NEXT STATE <= RUN CALC3;
             when RUN_CALC3 =>
                  NEXT STATE <= RUN CALC4;
             when RUN_CALC4 =>
                  NEXT STATE <= FINISH;
             when FINISH
                            =>
                  NEXT STATE <= FINISH;
             when others
                                 =>
                  NEXT STATE <= IDLE;
        end case;
end process;
   OUTPUT_DECODE: process (CUR_STATE)
   begin
        case (CUR_STATE) is
             when RST =>
                  RAM_WR <= '0';
                  RAM_ADDR <= "00";
                  CONST <= "00000000";
                  ACC WR <= '0';
                  ACC_RST <= '1';
                  IN SEL <= "00";
                  OP <= "00";
             when LOAD OP1 =>
                  RAM_WR <= '1';
                  RAM ADDR <= "00";
                  CONST <= "00000000";
                  ACC WR <= '0';
                  ACC_RST <= '1';
                  IN SEL <= "00";
                  OP <= "01";
             when LOAD_OP2 =>
                  RAM_WR <= '1';
                  RAM_ADDR <= "01";
                  CONST <= "00000000";
                  ACC_WR \le 0';
                  ACC_RST <= '1';
                  IN_SEL <= "00";
```

```
OP <= "01";
when RUN CALC0 =>
     RAM_WR <= '0';
     RAM ADDR <= "00";
     CONST <= "00000000";
     ACC WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "01":
     OP <= "01";
when RUN CALC1 =>
     RAM_WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "01";
     OP <= "00";
when RUN_CALC2 =>
     RAM_WR <= '0';
     RAM ADDR <= "01";
     CONST <= "00000000";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "01";
     OP \le "01";
when RUN_CALC3 =>
     RAM WR <= '0';
     RAM_ADDR <= "00";
     CONST <= "00001010";
     ACC_WR <= '1';
     ACC RST <= '0';
     IN_SEL <= "10";
     OP \le "01";
when RUN_CALC4 =>
     RAM WR <= '0';
     RAM_ADDR <= "00";
     CONST <= "00000011";
     ACC_WR <= '1';
     ACC_RST \le '0';
     IN SEL <= "10";
     OP <= "10";
when IDLE =>
     RAM_WR <= '0';
```

```
RAM_ADDR <= "00";
                     CONST <= "00000000";
                     ACC_WR <= '0';
                     ACC_RST <= '0';
                     IN_SEL <= "00";
                     OP <= "01";
                when others =>
                     RAM WR <= '0';
                     RAM_ADDR <= "00";
                     CONST <= "00000000";
                     ACC_WR \le 0';
                     ACC RST <= '0';
                     IN_SEL <= "00";
                     OP \le "00";
          end case;
 end process;
end CPU_arch;
```

```
Файл FullAdder.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullAdder is
   Port (A: in STD_LOGIC;
        B: in STD_LOGIC;
        Ci: in STD_LOGIC;
        S: out STD_LOGIC;
        Co: out STD_LOGIC;
        co out STD_LOGIC);

end FullAdder;

architecture Behavioral of FullAdder is begin
        S <= (A xor B) xor Ci;
        Co <= (A and B) or ((A xor B) and Ci);
end Behavioral;
```

```
Файл FullAdder8.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FullAdder8 is
Port ( A: in STD_LOGIC_VECTOR (7 downto 0);
B: in STD_LOGIC_VECTOR (7 downto 0);
```

```
Ci: in STD_LOGIC;
      S: out STD_LOGIC_VECTOR (7 downto 0);
      Co: out STD_LOGIC);
end FullAdder8;
architecture Behavioral of FullAdder8 is
      component FullAdder is
            Port (A: in STD_LOGIC;
                  B: in STD_LOGIC;
                   Ci: in STD LOGIC;
                   S: out STD_LOGIC;
                   Co: out STD LOGIC);
            end component;
            signal carry: STD LOGIC VECTOR(8 downto 0) := (others =>
'0');
begin
      carry(0) \le Ci;
      FullAdderGenerate: for i in 0 to 7 generate
      adder: FullAdder port map(
                   A \Rightarrow A(i),
                   B \Rightarrow B(i),
                   Ci \Rightarrow carry(i),
                   S \Rightarrow S(i),
                   Co \Rightarrow carry(i + 1)
      end generate FullAdderGenerate;
      Co \le carry(8);
end Behavioral;
```

```
Файл MUX.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX is
    PORT(
        SEL: in STD_LOGIC_VECTOR(1 downto 0);
        CONST: in STD_LOGIC_VECTOR(7 downto 0);
        --CONST1: in STD_LOGIC_VECTOR()
        DATA_IN0: in STD_LOGIC_VECTOR(7 downto 0);
        DATA_IN1: in STD_LOGIC_VECTOR(7 downto 0);
        OUTPUT: out STD_LOGIC_VECTOR(7 downto 0)
        );
```

```
end MUX;

architecture Behavioral of MUX is begin

process (SEL, DATA_IN0, DATA_IN1, CONST) begin

if (SEL = "00") then

OUTPUT <= DATA_IN0;
elsif (SEL = "01") then

OUTPUT <= DATA_IN1;
else

OUTPUT <= CONST;
end if;
end process;
end Behavioral;
```

```
Файл RAM.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity RAM is
     port(
               WR: IN STD_LOGIC;
               ADDR: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
               DATA: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
               OUTPUT : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
               );
end RAM;
architecture RAM arch of RAM is
     type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR(7
downto 0);
     signal UNIT : ram_type;
begin
     process(ADDR, UNIT, WR, DATA)
     begin
          if (WR = '1') then
               UNIT(conv_integer(ADDR)) <= DATA;
```

```
end process;
end RAM arch;
Файл SEG_DECODER.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity SEG DECODER is
    port( CLOCK : IN STD_LOGIC;
              RESET: IN STD LOGIC:
              ACC DATA OUT BUS: IN STD LOGIC VECTOR(7
DOWNTO 0);
              COMM_ONES
                                       : OUT STD_LOGIC;
                                  : OUT STD_LOGIC;
              COMM DECS
              COMM_HUNDREDS : OUT STD_LOGIC;
                        : OUT STD_LOGIC;
              SEG_A
              SEG B
                        : OUT STD_LOGIC;
              SEG C
                        : OUT STD LOGIC;
              SEG D
                        : OUT STD_LOGIC;
              SEG E
                        : OUT STD_LOGIC;
              SEG_F
                        : OUT STD LOGIC;
              SEG_G
                        : OUT STD LOGIC;
              DP
                        : OUT STD_LOGIC);
end SEG_DECODER;
architecture Behavioral of SEG DECODER is
    signal ONES_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0000";
    signal DECS_BUS: STD_LOGIC_VECTOR(3 downto 0) := "0001";
    signal HONDREDS_BUS: STD_LOGIC_VECTOR(3 downto 0) :=
"0000";
begin
    BIN_TO_BCD: process (ACC_DATA_OUT_BUS)
   variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
```

OUTPUT <= UNIT(conv integer(ADDR));

end if:

```
: STD_LOGIC_VECTOR(11 downto 0);
    variable bcd
  begin
    bcd
              := (others => '0');
                := ACC DATA OUT BUS;
    hex src
    for i in hex src'range loop
      if bcd(3 downto 0) > "0100" then
        bcd(3 downto 0) := bcd(3 downto 0) + "0011";
      end if:
      if bcd(7 downto 4) > "0100" then
        bcd(7 downto 4) := bcd(7 downto 4) + "0011";
      end if:
      if bcd(11 downto 8) > "0100" then
        bcd(11 downto 8) := bcd(11 downto 8) + "0011";
      end if;
      bcd := bcd(10 downto 0) & hex_src(hex_src'left); -- shift bcd + 1 new
entry
      hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0'; --
shift src + pad with 0
    end loop;
    HONDREDS_BUS
                         <= bcd (11 downto 8);
    DECS BUS
                   <= bcd (7 downto 4);
    ONES BUS
                   <= bcd (3 downto 0);
  end process BIN_TO_BCD;
      INDICATE: process(CLOCK)
           type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
           variable CUR_DIGIT
                                 : DIGIT_TYPE := ONES;
           variable DIGIT VAL
                                 : STD LOGIC VECTOR(3 downto 0)
= "0000";
           variable DIGIT CTRL : STD LOGIC VECTOR(6 downto 0)
= "00000000";
           variable COMMONS_CTRL: STD_LOGIC_VECTOR(2)
downto 0) := "000";
           begin
                if (rising_edge(CLOCK)) then
                      if(RESET = '0') then
                            case CUR_DIGIT is
```

```
when ONES =>
                                     DIGIT VAL := ONES BUS;
                                     CUR_DIGIT := DECS;
                                     COMMONS CTRL := "001";
                               when DECS =>
                                     DIGIT VAL := DECS BUS;
                                     CUR_DIGIT := HUNDREDS;
                                     COMMONS_CTRL := "010":
                               when HUNDREDS =>
                                     DIGIT VAL :=
HONDREDS_BUS;
                                     CUR DIGIT := ONES;
                                     COMMONS_CTRL := "100";
                               when others =>
                                     DIGIT_VAL := ONES_BUS;
                                     CUR DIGIT := ONES;
                                     COMMONS_CTRL := "000";
                          end case;
                         case DIGIT_VAL is
                                                 --abcdefg
                               when "0000" => DIGIT_CTRL :=
"1111110";
                               when "0001" => DIGIT_CTRL :=
"0110000";
                               when "0010" => DIGIT CTRL :=
"1101101";
                               when "0011" => DIGIT_CTRL :=
"1111001";
                               when "0100" => DIGIT CTRL :=
"0110011";
                               when "0101" => DIGIT CTRL :=
"1011011";
                               when "0110" => DIGIT CTRL :=
"1011111";
                               when "0111" => DIGIT_CTRL :=
"1110000";
                               when "1000" => DIGIT_CTRL :=
"1111111";
                               when "1001" => DIGIT_CTRL :=
"1111011";
                               when others => DIGIT_CTRL :=
"0000000";
                         end case;
```

```
else
                         DIGIT_VAL := ONES_BUS;
                         CUR_DIGIT := ONES;
                         COMMONS_CTRL := "000";
                    end if;
                    COMM_ONES
                                    <= not COMMONS_CTRL(0);
                    COMM DECS
                                    <= not COMMONS_CTRL(1);
                    COMM_HUNDREDS <= not
COMMONS_CTRL(2);
                    SEG_A <= not DIGIT_CTRL(6);
                    SEG_B <= not DIGIT_CTRL(5);
                    SEG C <= not DIGIT CTRL(4);
                    SEG_D <= not DIGIT_CTRL(3);
                    SEG_E <= not DIGIT_CTRL(2);</pre>
                    SEG_F <= not DIGIT_CTRL(1);
                    SEG_G <= not DIGIT_CTRL(0);
                    DP
                        <= '1';
               end if:
     end process INDICATE;
end Behavioral;
```




Рис. 3 – Часова діаграма АLU




Рис. 4 – Часова діаграма MUX



Рис. 5 – Часова діаграма RAM





Рис 6. – Часова діграма SEG\_DECODER



Puc 7. – Часова діграма TopLevel

Файл TopLevelTest.vhd
LIBRARY ieee;
USE ieee.std\_logic\_1164.ALL;
USE ieee.numeric\_std.ALL;
LIBRARY UNISIM;

```
USE UNISIM. Vcomponents. ALL;
ENTITY TopLevel_TopLevel_sch_tb IS
END TopLevel_TopLevel_sch_tb;
ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
 COMPONENT TopLevel
 PORT( CLOCK :
                        STD_LOGIC;
                   IN
                        STD LOGIC;
    RESET
                   IN
    ENTER OP1
                            STD_LOGIC;
                       IN
    ENTER OP2
                       IN
                            STD LOGIC;
                            STD_LOGIC;
    CALCULATE
                       IN
    DATA IN
                       STD_LOGIC_VECTOR (7 DOWNTO 0);
                   IN
    COMMON\_0\_OUT
                            OUT STD_LOGIC;
    COMMON 1 OUT
                            OUT STD LOGIC;
    COMMON_2_OUT
                            OUT STD_LOGIC;
              TEST: OUT STD LOGIC VECTOR(7 downto 0);
                   OUT STD_LOGIC;
    A\_OUT
    B\_OUT
                   OUT STD_LOGIC;
    C\_OUT
                   OUT STD_LOGIC;
    D OUT
                   OUT STD_LOGIC;
    E\_OUT
                   OUT STD_LOGIC;
    F OUT
                   OUT STD_LOGIC;
    G_{-}OUT
                   OUT STD_LOGIC;
    DP OUT :
                   OUT STD_LOGIC;
                        OUT STD LOGIC);
    OVERFLOW
 END COMPONENT;
 SIGNAL CLOCK
                        STD\_LOGIC := '0';
 SIGNAL RESET:
                   STD LOGIC;
 SIGNAL ENTER_OP1:
                       STD_LOGIC;
                       STD LOGIC;
 SIGNAL ENTER OP2:
 SIGNAL CALCULATE:
                       STD_LOGIC;
 SIGNAL DATA IN
                       STD LOGIC VECTOR (7 DOWNTO 0);
                            STD_LOGIC;
 SIGNAL COMMON_0_OUT:
 SIGNAL COMMON 1 OUT:
                            STD LOGIC;
 SIGNAL COMMON_2_OUT:
                            STD_LOGIC;
 SIGNAL A_OUT:
                   STD_LOGIC;
 SIGNAL\ B\_OUT:
                   STD_LOGIC;
 SIGNAL C_OUT:
                   STD_LOGIC;
 SIGNAL D OUT
                       STD LOGIC:
 SIGNAL E_OUT:
                   STD_LOGIC;
 SIGNAL\ F\_OUT:
                   STD_LOGIC;
 SIGNAL G_OUT
                       STD_LOGIC;
```

```
SIGNAL\ DP\_OUT
                         STD_LOGIC;
 SIGNAL OVERFLOW:
                         STD LOGIC;
     SIGNAL TEST: STD_LOGIC_VECTOR(7 downto 0);
     SIGNAL TEST1: STD_LOGIC_VECTOR(7 downto 0);
     SIGNAL TEST2: STD_LOGIC_VECTOR(7 downto 0);
     constant CLOCK_period : time := 166ns;
     constant CLKP: time := 24ms: -48ms:
BEGIN
 UUT: TopLevel PORT MAP(
          CLOCK => CLOCK.
          RESET => RESET,
          ENTER\_OP1 => ENTER\_OP1,
          ENTER\_OP2 => ENTER OP2.
          CALCULATE => CALCULATE,
          DATA\_IN => DATA\_IN,
          COMMON\_0\_OUT => COMMON\_0\_OUT,
          COMMON\_1\_OUT => COMMON\_1\_OUT,
          COMMON_2\_OUT => COMMON_2\_OUT,
          A\_OUT => A\_OUT,
          B_OUT => B_OUT,
          C OUT => C OUT
          D OUT => D OUT,
          E\_OUT => E\_OUT,
          F\_OUT => F\_OUT,
          G\_OUT => G\_OUT,
          DP \ OUT => DP \ OUT
          OVERFLOW => OVERFLOW.
          TEST => TEST
 );
     CLOCK_process: process
 begin
          CLOCK <= '0':
          wait for 83ns;
          CLOCK <= '1':
          wait for 83ns;
 end process;
-- *** Test Bench - User Defined Section ***
 tb: PROCESS
```

```
BEGIN
            --ENTER OP1 <= '0';
            --ENTER_OP2 <= '0';
            --CALCULATE <= '0';
            --DATA\_IN \le (others => '0');
            --RESET <= '1';
            --wait for CLKP * 4;
            --RESET <= '0';
            --DATA_IN <= "00000000"; -- A
            --ENTER OP1 <= '1';
            --wait for CLKP * 4;
            --ENTER OP1 <= '0';
            --wait for CLKP * 4;
            --DATA IN <= "00000001"; -- B
            --ENTER_OP2 <= '1';
            -- wait for CLKP * 4;
            --ENTER OP2 <= '0';
            --wait for CLKP * 4;
            --CALCULATE <= '1'; -- START CALCULATION
            lp1: for i in 1 to 1 loop
                  lp2: for j in 2 to 2 loop
                        TEST1 <= std_logic_vector(to_unsigned(i, 8)) nor
std_logic_vector(to_unsigned(j, 8));
                        TEST2 <=
std_logic_vector(to_unsigned(to_integer(signed(std_logic_vector(to_signed(i,
8)) nor std\_logic\_vector(to\_unsigned(j, 8)))) + j + 7, 8));
                        ENTER\_OP1 <= '1';
                        ENTER OP2 \ll 11;
                        CALCULATE <= '1';
                        DATA IN \ll (others = > '0');
                        RESET <= '0';
                        wait for CLKP;
                        RESET <= '1';
                        wait for CLKP;
                        DATA\_IN \le std\_logic\_vector(to\_unsigned(i, 8)); --
\boldsymbol{A}
                        ENTER\_OP1 <= '0';
                        wait for CLKP;
                        ENTER\_OP1 <= '1';
                        wait for CLKP;
                        DATA\_IN \le std\_logic\_vector(to\_unsigned(j, 8)); --
В
```

```
ENTER_OP2 <= '0';

wait for CLKP;

ENTER_OP2 <= '1';

wait for CLKP;

CALCULATE <= '0'; -- START CALCULATION

wait for CLKP* 7;

assert TEST = TEST2 severity FAILURE;

wait for CLKP;

end loop;

end loop;

end loop;

WAIT; -- will wait forever

END PROCESS;

-- *** End Test Bench - User Defined Section ***

END;
```




Рис.8 – 7-сегментний індикатор

Переглянемо часову діаграму 7seg decoder.

Бачимо, що для вхідного числа 00001111(2) = 15(10)

Ми отримуємо такі значення (якщо значення не вказане, вважаюмо його за одиницю):

 $COMM_ONES = 0$ : A,C,D, F, G = 0, що відповідає числу 5

COMM DECS = 0: B,C = 0, що відповідає числу 1

 $COMM_HUNDREDS = 0$ : A,B,C,D,E,F = 0, що відповідає числу 0

Отримуємо значення 015, що збігається з даним йому.




Рис.9 – Успішна прошивка

**Висновок:** Виконуючи дану лабораторну роботу я навчився реалізовувати цифровий автомат для обчислення значення виразів використовуючи засоби VHDL.