




HPC for DL

Serafina Di Gioia PostDoctoral Researcher @ ICTP

From LISP to the DL revolution...




Since an early flush of optimism in the 1950s, smaller subsets of artificial intelligence – first machine learning, then deep learning, a subset of machine learning – have created ever larger disruptions.

Main ingredients for DL breakthrough

- large datasets available (e.g IMAGENET)
- GPUs development (in particular, CUDA introduction)
- increased involvement of developers from CV and scientific communities


The DL era starts few years after that CUDA came to light



Incredible performance increase of NVIDIA

NVIDIA Accelerator Specification Comparison							
	A100	V100	P100				
FP32 CUDA Cores	6912	5120	3584				
Boost Clock	~1.41GHz	1530MHz	1480MHz				
Memory Clock	2.4Gbps HBM2	1.75Gbps HBM2	1.4Gbps HBM2				
Memory Bus Width	5120-bit	4096-bit	4096-bit				
Memory Bandwidth	1.6TB/sec	900GB/sec	720GB/sec				
VRAM	40GB	16GB/32GB	16GB				
Single Precision	19.5 TFLOPs	15.7 TFLOPs	10.6 TFLOPs				
Double Precision	9.7 TFLOPs (1/2 FP32 rate)	7.8 TFLOPs (1/2 FP32 rate)	5.3 TFLOPs (1/2 FP32 rate)				
INT8 Tensor	624 TOPs	N/A	N/A				
FP16 Tensor	312 TFLOPs	125 TFLOPs	N/A				
TF32 Tensor	156 TFLOPs	N/A	N/A				
Interconnect	NVLink 3 12 Links (600GB/sec)	NVLink 2 6 Links (300GB/sec)	NVLink 1 4 Links (160GB/sec)				
GPU	GA100 (826mm2)	GV100 (815mm2)	GP100 (610mm2)				
Transistor Count	54.2B	21.1B	15.3B				
TDP	400W	300W/350W	300W				
Manufacturing Process	TSMC 7N	TSMC 12nm FFN	TSMC 16nm FinFET				
Interface	SXM4	SXM2/SXM3	SXM				
Architecture	Ampere	Volta	Pascal				

UNIFIED AI ACCELERATION



BERT Large Training (FP32 & FP16) measures Pre-Training phase, uses PyTorch including (2/3) Phase1 with Seq Len 128 and (1/3) Phase 2 with Seq Len 512, V100 is DGX 15 erver with 8xV100, A100 is DGX A100 Server with 8xA100, A100 uses TF32 Tensor Core for FP32 training BERT Large Inference uses TRT.1, for T4/V100, with INTRA/FP164 at batch size 256, Pre-production TRT for A100, uses batch size 94 and INT8 with sparsity

Why GPUs for DL?

- 1) Neural networks are embarrassingly parallel algorithm
- 2) most of the operations performed in DL models can be rewritten as matrix multiplications
- 3) big datasets require to perform big matrix computation (extremely slow on CPU with respect to GPU)
- 4) well established libraries, with specific classes for ML objects (e.g. cuDNN, more recently tensorRT)


and we know that GPUs are very good in solving specific parallel tasks (e.g matrix multiplication), thanks to

- +1000 cores (>100K threads)
- SIMD / SIMT
- high memory bandwidth
- newer GPUs have also tensor cores (particularly suited to tensor ops typical of NNs), and mixed precision

However, also GPUs have limitations:

- GPUs might not be as efficient for extreme sparse networks, due to the overhead of managing sparse data structures.
- Some specialized sparse operations might not be as optimized as dense operations on GPUs.

DL for image classification: Convolutional Neural Networks (CNN)



Everything in DL turns to be a matrix multiplication at the end...


Let's take a look at basic element of CNN: convolution layer

Consider the case where we are applying (2,2) kernel




to a (3,3) matrix:







The convolution can be rewritten as



Analyzing the computational workload of DL models





Different strategies for Multi-GPUs training/evaluation

We can identify 5 different categories of parallelism


tensor parallelism

data parallelism


sequence parallelism

pipeline parallelism

Multi-GPUs benchmarks of DL models



Shaded




Model parallelism

In this parallelism framework we choose to put different layers of the NN on different GPUs

to work around GPU memory limits







Tensor parallelism

In this framework we split the tensor operation done at each layer among different GPUs


similarly to what we would have done for matmul






Data Parallelism

In this framework we split batches to train DL model into different GPUs



Distributed Data Parallel (DDP)



```
Algorithm 1: DistributedDataParallel
   Input: Process rank r, bucket size cap c, local model
 1 Function constructor(net):
       if r=0 then
          broadcast net states to other processes
 3
      init buckets, allocate parameters to buckets in the
       reverse order of net.parameters()
      for p in net.parameters() do
          acc \leftarrow p.grad\_accumulator
          acc → add_post_hook(autograd_hook)
 8 Function forward(inp):
      out = net(inp)
      traverse autograd graph from out and mark
       unused parameters as ready
      return out
11
12 Function autograd_hook(param_index):
      get bucket b_i and bucket offset using param_index
      get parameter var using param_index
      view \leftarrow b_i.narrow(offset, var.size())
15
      view.copy_(var.grad)
16
      if all grads in bi are ready then
17
         mark b_i as ready
18
      launch AllReduce on ready buckets in order
19
      if all buckets are ready then
20
          block waiting for all AllReduce ops
21
```


Common guidelines by Pytorch documentation

- 1. Use <u>DistributedDataParallel (DDP)</u>, if your model fits in a single GPU but you want to easily scale up training using multiple GPUs.
 - Use torchrun, to launch multiple pytorch processes if you are using more than one node.
 - See also: <u>Getting Started with Distributed Data Parallel</u>
- 2. Use <u>FullyShardedDataParallel (FSDP2)</u> when your model cannot fit on one GPU.
 - See also: <u>Getting Started with FSDP2</u>
- 3. Use <u>Tensor Parallel (TP)</u> and/or <u>Pipeline Parallel (PP)</u> if you reach scaling limitations with FSDP2.
 - Try our <u>Tensor Parallelism Tutorial</u>
 - See also: <u>TorchTitan end to end example of 3D parallelism</u>

More complex strategies for DL training

Sequence parallelism and pipeline parallelism frameworks are obtained combining the previous approaches, and are typically applied to DL models dealing with spatio-temporal data.


What's behind Pytorch/Tensorflow?




Backend of torch.distributed

Backend	gloo		mpi		nccl	
Device	СРИ	GPU	СРИ	GPU	СРИ	GPU
send	1	x	1	?	x	1
recv	1	x	1	?	x	1
broadcast	✓	1	1	?	x	1
all_reduce	1	1	1	?	x	✓
reduce	1	1	1	?	x	✓
all_gather	1	1	1	?	x	1
gather	1	1	1	?	x	✓
scatter	1	1	1	?	x	1
reduce_scatter	1	1	x	x	x	1
all_to_all	1	1	1	?	x	1
barrier	1	x	✓	?	x	1


Python most used libraries/frameworks for DL



Do we need GPUs also for other ML tasks?




Typical sizes of DL data sets




The increasing complexity of the new datasets, typical of big data epoch motivates the need for GPU-based libraries for feature analysis and data preprocessing

GPU-based libraries outside of Pytorch




GPU for classical ML

Performance on 100,000 samples and 256 features



^{*} Benchmark on AMD EPYC 7642 (using 1x 2.3GHz CPU core) w/ 512GB and NVIDIA A100 80GB (1x GPU) w/ scikit-learn v1.2 and cuML v23.02

GPUs for data preprocessing



^{*} Benchmark on AMD EPYC 7642 (using 1x 2.3GHz CPU core) w/ 512GB and NVIDIA A100 80GB (1x GPU) w/ pandas v1.5 and cuDF v23.02

SMR 4054 - HPC, Al and Regional Climate Modeling

References

Milan Jain, Sayan Ghosh, Sai Pushpak Nandanoori, 2022, Workload Characterization of a Time-Series Prediction System for Spatio-Temporal Data

Junqi Yin et. al, 2021, Comparative evaluation of deep learning workloads for leadership-class systems

NVIDIA Booklet on GPU development, 2021

Deep Learning: A Comprehensive Overview on Techniques, Taxonomy, Applications and Research Directions