TERM PROJECT

Name: Servando Olvera ID# 1001909287

Date Submitted: 04/28/2023 Lab Section # 003

CSE 2441 – Digital Logic Design

Spring Semester 2023


Term Project – Eight-Bit, Two-Function Calculator

(100+ Points)

Due by May 2, 2023, 11:59 pm

This lab is performed on the DE10-Lite

Calculator Top-Level Functional Diagram:



Added Features:


• Invalid Input Recognizer

Top-Level Verilog Code:

```
module TermProject (
          input clock, enter, add_sub, clear,
input [3:0] row,
output [3:0] col,
 2
3
4
5
6
7
          output HEX3, inv,
output [0:6] HEX2, HEX1, HEX0,
output [1:0] LED
 8
9
10
11
          wire reset, LdA, LdB, LdR, LdOU, IUAU;
12
          CU controlUnit (
13
              .clock(clock),
14
15
              .enter(enter),
.clear(clear),
16
              .reset(reset),
17
              .LdA(LdA),
18
19
              .LdB(LdB),
              .LdR(LdR)
20
              .Ldou(Ldou),
21
22
23
              .IUAU(IUAU),
              .LED(LED)
24
25
          wire [7:0] x;
26
27
          Calc_IU IU (
28
              .clock(clock),
29
              .reset(clear),
30
31
              .row(row),
              .col(col),
32
              .LEDR(x)
33
              .invalid(inv)
34
35
          );
          wire [7:0] Rout;
36
37
38
          EightBitRegister AU (
39
              .x(x),
40
              .inA(LdA),
41
              .inB(LdB),
42
43
              .Add_Sub(add_sub),
              .Out(LdR),
44
              .Clear(clear),
45
              .Rout(Rout)
46
47
          );
48
          reg [7:0] out;
49
          always @(IUAU) begin if(IUAU == 1'b1)
50
51
52
53
                  out = x;
              else
54
                  out = Rout;
55
56
57
          CalculatorOU OU (
58
59
              .x(out)
              .HEX3(HEX3),
60
              .HEX2(HEX2),
61
              .HEX1(HEX1),
62
63
              .HEXO(HEXO)
          );
64
      endmodule
```

Control Unit

State Diagram:



Verilog Code:

```
module CU (
 1
3
4
           input clock, enter, add_sub, clear, output reg clck, reset, LdA, LdB, LdR, AddSub, LdOU, IUAU, output reg [1:0] LED
5
6
7
8
9
           reg [1:0] state, nextstate; parameter SO = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
           wire enter_out;
           EdgeDetect EdgeDetect_inst (
11
12
13
14
15
16
17
18
19
20
21
22
                .in(enter)
                .clock(clock)
                .out(enter_out)
           );
           always @ (negedge enter_out, negedge clear)
  if (clear == 0) state <= $0;</pre>
               else state <= nextstate;
always @ (state)
case ({state})
        S0: begin nextstate = S1; reset = 1'b1; LdA = 1'b0; LdB = 1'b0; LdR = 1'b0; LdOU = 1'b0; IUAU = 1'b1; LED = S0; end
        S1: begin nextstate = S2; reset = 1'b1; LdA = 1'b1; LdB = 1'b0; LdR = 1'b0; LdOU = 1'b1; IUAU = 1'b1; LED = S1; end
23
        S2: begin nextstate = S3; reset = 1'b1; LdA = 1'b0; LdB = 1'b1; LdR = 1'b0; LdOU = 1'b1; IUAU = 1'b1; LED = S2; end
24
        S3: begin nextstate = S3; reset = 1'b1; LdA = 1'b0; LdB = 1'b0; LdR = 1'b1; LdOU = 1'b1; IUAU = 1'b0; LED = S3; end
25
26
27
28
29
                    endcase
       endmodule
```

Test Demo:

Demoed in person by <u>Andrew</u>

Table of Results:

Test Input	Output
74 + 35	109
74 – 35	39
-74 + 35	-39
-74 – 35	-109
127 + 6	-123
127 – 6	121
9 + 10	19
9 – 10	-1
88 – 125	-37
88 + 125	-43

Unresolved Problems:

N/A

Lesson Learned:

Breaking down a rather large project into smaller components greatly facilitates the completion of said project. For instance, at the beginning of this course we learnt about the basics of Digital Logic, from there we started to build up into more complex topics. We went from basic Logic Gates to High-level Logic Devices, Synchronous Sequential Circuits, and Finite State Machines.

In a likely manner, with this Term Project its assembly was done quite easily since it had already been broken down for us into smaller chunks of work, which were in essence the foundation of the project. Labs 8, 9, and 10 took care of the Calculator's Arithmetic Unit, Output Unit, and Input Unit, respectively, and all this work amounted to about 80% of the Term Project. All there was left to do, was to merely implement the Control Unit, a MUX, and the Top-Level Module, where everything could connect. Having already the knowledge of how these components communicate with one another, the creation of Control Unit and the simple instantiations of the Arithmetic Unit, Output Unit, and Input Unit along with a simple if else statement for the MUX, the project is then completed.

Taking all of this in mind, if one carefully analyzing the requirements for a project, breaks it down into smaller chunks of work, and organizes how it all will fit together, it allows for a more efficient workflow.