THE UNIVERSITY OF TEXAS AT ARLINGTON COMPUTER SCIENCE AND ENGINEERIG

LABORATORY 5 REPORT

ELECTRONICS LABORATORY

Submitted toward the partial completion of the requirements for CSE 3323-002


Submitted by,

Servando Olvera 1001909287

Date 10/26/2023


Part 1: Amplifiers Designs

NPN Design:



PNP Design:





1)
$$R_{E} = \frac{V_{AE}}{I_{E}} = \frac{1}{10010} = 100$$

2)
$$V_{CPNP} = 3V$$
 $I_{e} = 10mA$
 $R_{e} = \frac{3V}{10.10^{3}}$
 $V_{RC} = V_{CPNP}$
 $R_{c} = 300 \text{ A}$

3)
$$I_{c} = \beta I_{b}$$
 $I_{R_{L}} = I_{R_{L}} = 10 \cdot I_{B}$ $\frac{U_{c} - 0}{R_{L} \cdot R_{L}} = 0.001$ $I_{B} = \frac{10 \cdot 10^{3}}{100}$ $I_{R_{L}, R_{L}} = 1_{mR}$ $R_{L} \cdot R_{L} = \frac{8}{0.001}$ $R_{L} \cdot R_{L} = 8000 \Omega$

4)
$$V_{b} = ?$$
 $V_{\epsilon} = V_{1} - V_{A\epsilon}$ $V_{b} = V_{\epsilon} - V_{eb}$ $V_{b} = 0.7$ $V_{\epsilon} = 8 - 1$ $V_{b} = 7 - 0.7$ $V_{\epsilon} = ?$ $V_{\epsilon} = 7 U_{eb}$

5) Using voltage divider equotion

R2 = 6300 A

6)
$$V_{b} = V_{cc} \left(\frac{R_{2}}{R_{1} + R_{2}} \right)$$

$$6.3 = 8 \left(\frac{R_{2}}{N_{1} + R_{1}} \right)$$


$$\frac{6.3}{8} \left(R_{1} + R_{2} \right) = R_{2}$$


$$R_{1} = \frac{6.3}{8} \left(8000 \right)$$

$$R_{1} + R_{2} = \frac{6.3}{8} \left(8000 \right)$$


Part 2: LT Spice Simulations


NPN and PNP Circuit Diagram:





.OP Simulations:





Findings:


$$\begin{array}{lll} & & & & & & & & & & & & \\ NPN & & & & & & & & & \\ V_c = 5.17 \ V & & & & & & & V_c = 2.7 \ V \\ I_c = 0.0094 \ A & & & & I_c = 0.0092 \ A \\ V_e = 0.94 \ V & & & & & V_e = 7.01 \ V \\ & & & & & & V_b = 6.36 \ V \\ & & & & & & V_b \% \ error = 2.95\% \end{array}$$

8) What observation can you make about the values for R1, R2, RC, and RE for the PNP design relative to the values determined for the NPN design?

Re and Rc swap values and so do R1 and R2, for PNP relative to the NPN design.

9) If a -8V supply was available, could the NPN design be converted to the PNP design be changing ONLY the device and by replacing the 8V supply with a -8V supply?


No, this wouldn't work since PNP and NPN behave differently regardless of a 8V or -8V supply




NPN -8V supply does not look similar in any way to value from PNP.


Part 3: AC LT Spice Analysis Simulations


NPN and PNP Circuit Diagram:





AC Simulations:





Findings:


1) Do a .AC simulation (decade, 10 pts per decade) from 1 Hz to 100 MHz. What is the midband gain in dB (at 10KHz)?


From this value, calculate numerical voltage gain and state the phase that goes with the gain.


NPN	PNP
$G = 20 \log (Vout/Vin)$	$G = 20 \log (Vout/Vin)$
G/20 = log(Vout/Vin)	G/20 = log(Vout/Vin)
$10^{(G/20)} = Vout/Vin$	$10^{\wedge}(G/20) = Vout/Vin$
$Vout/Vin = 10^{(5/20)}$	$Vout/Vin = 10^{(5/20)}$
Vout/Vin = 1.78 V/V	Vout/Vin = 1.78 V/V
Phase Shift = -120	Phase Shift = -120


What are the approximate -3 dB frequencies low and high. Include a screen shot in your report.

NPN	PNP
High -> 12.6 Hz	High -> 12.8 Hz
Low -> 187.3 MHz	Low -> 169.2 MHz











TRAN Simulation:


Do a .TRAN simulation with frequency = 1 KHz and amplitude = 1 V.





Part 4: Building the Amplifiers

NPN Circuit Diagram:



Findings:

Measure V_c , V_b , V_e . Calculate I_c . Compare I_c and V_c to your goals.

$$V_c = 4.98 V$$

$$V_b = 1.66 \text{ V}$$

$$V_e = 0.98 V$$

$$I_c = (8-4.98)/330 = 9.13 \text{ mA}$$

Desired
$$V_c = 5 \text{ V}$$

Desired
$$I_c = 10 \text{ mA}$$

Measured values are close to desired values with some degree of error.

With function generator and scope, measure small signal midband gain / phase with output at collector, then f3dB low, and if possible f3dB high.

Frequencyy (Hz)	Vin	V _{out}	Gain	Phase
1	1	0.3	-10.4576	92
5	1	1.44	3.16725	96
10	1	1.9	5.575072	127
100	1	3.18	10.04854	176
500	1	3.22	10.15712	178
1k	1	3.22	10.15712	179


5k	1	3.22	10.15712	180
10k	1	3.22	10.15712	180
50k	1	3.38	10.57833	180
100k	1	3.44	10.73117	180
1M	1	3.38	10.57833	195
5M	1	2.28	7.158697	238
10M	1	1.42	3.045767	259

Mind-band Gain = 10 dB

What is the gain with output taken at the emitter? Mind-band Gain (@10 kHz) = -0.291 dB

What is the max ppk output level at 1 KHz without significant distortion (on collector).

PNP Circuit Diagram:



Findings:

Measure $V_c, V_b, V_e.$ Calculate $I_c.$ Compare I_c and V_c to your goals.

$$V_c = 3.05 \text{ V}$$

 $V_b = 6.4 \text{ V}$

$$V_e = 7.12 \text{ V}$$

 $I_c = (8-4.98)/330 = 9.13 \text{ mA}$

Desired
$$V_c = 3 \text{ V}$$

Desired $I_c = 10 \text{ mA}$

Measured values are close to desired values with some degree of error.

With function generator and scope, measure small signal midband gain / phase with output at collector, then f3dB low, and if possible f3dB high.

Frequency (Hz)	Vin	V _{out}	Gain	Phase
1	1	0.344	-9.26883	107
5	1	1.08	0.668475	128
6	1	1.38	2.797582	120
10	1	1.72	4.710569	131
100	1	2.98	9.484325	172
500	1	3.02	9.600139	178
1k	1	3.02	9.600139	179
5k	1	3.04	9.657472	180
10k	1	3.06	9.714429	180
50k	1	3.22	10.15712	180
100k	1	3	9.542425	171
1M	1	3.12	9.883092	195
5M	1	2.04	6.192603	243
10M	1	1.27	2.076074	266

Mind-band gain = 10 dB

$$F3dB low = 6 Hz$$

 $F3dB high = 10 MHz$

What is the gain with output taken at the emitter?

Mind-band Gain (@
$$10 \text{ kHz}$$
) = -0.283 dB

What is the max ppk output level at 1 KHz without significant distortion (on collector).

Why do we <i>need</i> C1/C3 between the function generator and the base bias resistors?
Their function might be to couple the signal to and from the transistor but block the DC current from flowing into it.