Name:Servando_Olvera ID#1001909287								
Date Submitted:01-25-2024 Time Submitted4:16_pm								
CSE 3341 Digital Logic Design II								
CSE 5357 Advanced Digital Logic Design								
Spring Semester 2024								
Lab Assignment #1 – Knight Rider Flasher								
Due Date – January 25, 2024 (11:59 PM)								
Submit on Canvas Assignments								

DESIGN REQUIREMENTS

Design in SystemVerilog, implement on the DE10-Lite, and demonstrate a sequential machine that flashes the red LEDs on the DE10-Lite in a continuous back and forth pattern reminiscent of the action lights on the Knight Rider's Firebird Trans Am, KITT. Once you complete this assignment, you will have demonstrated an ability to design and model sequential logic circuits in SystemVerilog that meet specified requirements and to implement the design using a Field Programmable Gate Array (FPGA) employing the following features.

- Clock 50 50-MHz clock
- On/Off toggle
- Clock divider
- Up/Down counter
- Binary to 7-segment decoder
- Module instantiation
- Pin assignment


The DE10-Lite board provides a 50-MHz clock (CLOCK_50) that can be used as the time-based for the Flasher. You will need to design a clock divider to provide an appropriate frequency for the machine. The LEDs should flash in a continuous back and forth pattern, reversing direction about once per second, twice per second, and once every two seconds. An up/down counter can be used to realize the LED output pattern. Employ an on/off toggle for your On/Off switch.

Design, implement, and demonstrate the sequential machine described above. Your design must employ a top-down approach and include the following modules.

- Top level
- On/off toggle
- Clock divider
- Up/down counter
- Seven-segment decoder

Lower-level modules should be instantiated in the top-level module.

HIERARCHY DIAGRAM



SYSTEM VERILOG CODE FOR ALL MODULE

Top Module

```
module Lab1
1
2
3
4
5
6
7
8
9
      ⊟(
             input CLK, ON_OFF, CLEAR,
output [9:0] LEDR,
output [0:6] HEX0
       );
                  logic clock_out;
             OnOffToggle toggle
11
12
      .OnOff(ON_OFF),
13
14
15
                  .IN(CLK),
                  .OUT(clock_out)
             );
16
17
18
19
20
21
22
                  logic slow_clock, up_down;
logic [3:0] count1, count2;
             // 5000000 --> Once every sec
// 2500000 --> Twice every sec
// 10000000 --> Once every 2 sec
23
24
25
26
27
28
29
30
31
             divideXN #(5000000, 32) divByCntr
      .CLK(clock_out),
                  .CLEAR(CLEAR),
.COUNT(count1)
                  .OUT(slow_clock)
32
             reverseLogic RvrsLgd
33
      34
35
36
37
38
                  .CLK(slow_clock),
                  .CLEAR(CLEAR),
                  .UP_DOWN(up_down)
39
             decadeUpDownCounter UpDwnCntr
40
      41
42
43
44
45
                  .CLK(slow_clock),
                  .CLEAR(CLEAR),
                  .UP(up_down),
                  .COUNT(count2)
             );
46
47
             four2ten fourDecoder
48
      49
                  .BIN(count2),
50
51
52
53
54
55
56
57
58
59
                  .OUT(LEDR)
             );
             binary2seven B2Sev
      .BIN(count2),
                  .SEV(HEX0)
        endmodule
```

• On and Off Toggle Module

```
module OnOffToggle
 1
 2
     ⊟(
 3
4
5
6
7
            input OnOff, IN,
            output OUT
      L);
           reg state, nextstate;
parameter ON = 1'b1, OFF = 1'b0;
   always @ (negedge OnOff)
 8
               state <= nextstate;
always @ (state)</pre>
 9
10
                    case(state)
11
     12
                        OFF: nextstate = ON;
13
                        ON: nextstate = OFF;
14
                    endcase
15
            assign OUT = state*IN;
       endmodule
16
```

Divide By Counter Module

Reverse Logic

```
// Toggle output every 10 clock cycles
 23456789
        module reverseLogic
      ⊟(
           input CLK, CLEAR,
           output logic UP_DOWN
      );
           logic [3:0] counter = 4'b0;
10
           always_ff @(negedge CLK, negedge CLEAR) begin
if(CLEAR == 1'b0) begin
counter <= 4'b0;
UP_DOWN <= 1'b0;</pre>
11
      12
13
      14
15
              end else begin
16
                 counter <= counter + 4'b1;
17
18
                 if(counter == 4'd8) begin  // 9 does one more cylce than require
  UP_DOWN <= ~UP_DOWN;  // so had to go w 8</pre>
      19
20
21
22
23
24
25
                    counter <= 4'b0;
                 end
              end
           end
        endmodule
```

• Up Down Counter Module

```
module decadeUpDownCounter
1
2
3
4
5
6
7
8
9
10
     (
           input CLK, CLEAR, UP,
          output logic [3:0] COUNT
      );
          always_ff @ (negedge CLK, negedge CLEAR)
if(CLEAR == 1'b0) begin
     COUNT <= 4'b0;
              end else begin
                 if(UP == 0)
11
12
13
                        COUNT <= COUNT + 1'b1;
                                                         // if UP increment by 1
                 else
14
                        COUNT <= COUNT - 1'b1;
                                                         // else, decrease by 1
15
              end
       endmodule
16
```

Decoder (4-10) Module

```
module four2ten
 23456789
       (
                input [3:0] BIN,
                output logic [9:0] OUT
               always_comb
                    case ({BIN[3:0]})
    4'b0000: {OUT[9:0]} = 10'b0000000001;
    4'b0001: {OUT[9:0]} = 10'b00000000010;
       10
                                            \{OUT[9:0]\} = 10'b0000000100;
                           4'b0010:
                                            {OUT[9:0]} = 10'b0000001000;

{OUT[9:0]} = 10'b0000010000;

{OUT[9:0]} = 10'b00001000000;

{OUT[9:0]} = 10'b00010000000;

{OUT[9:0]} = 10'b000100000000;
                          4'b0011:
11
12
                           4'b0100:
                          4'b0101:
13
                          4'b0110:
14
                           4'b0111:
                                            \{OUT[9:0]\} = 10'b0010000000;
15
                          4'b1000: {OUT[9:0]} = 10'b0100000000;
4'b1001: {OUT[9:0]} = 10'b10000000000;
default: {OUT[9:0]} = 10'b00000000000;
16
17
18
19
                     endcase
20
          endmodule
```

• Decoder (10-7 seg) Module

```
module binary2seven
  1
2
3
        ⊟(
                 input [3:0] BIN,
                output logic [0:6] SEV
  4
5
6
7
8
9
        L);
                always_comb
                      case ({BIN[3:0]})
    4'b0000: {SEV[0:6]} = 7'b0000001;
    4'b0001: {SEV[0:6]} = 7'b1001111;
    4'b0010: {SEV[0:6]} = 7'b0010010;
        //0
10
                                              \{SEV[0:6]\} = 7'b0000110;
                                                                                                   //3
                            4'b0011:
11
                                             {SEV[0:6]} = 7'b1001100;
{SEV[0:6]} = 7'b0100100;
{SEV[0:6]} = 7'b0100100;
{SEV[0:6]} = 7'b0100101;
                                                                                                   //4
//5
//6
                            4'b0100:
12
13
                            4'b0101:
                            4'b0110:
14
                                              \{SEV[0:6]\} = 7'b0001111;
                            4'b0111:
15
                                             {SEV[0:6]} = 7 b0001111,

{SEV[0:6]} = 7 b00000000;

{SEV[0:6]} = 7 b0001100;

{SEV[0:6]} = 7 b0001100;
16
                            4'b1000:
                                                                                                   //8
                                                                                                   //9
//A
17
                            4'b1001:
                            4'b1010:
18
                                              \{SEV[0:6]\} = 7'b1100000;
19
                            4'b1011:
                            4'b1100: {SEV[0:6]} = 7'b0110000;
4'b1101: {SEV[0:6]} = 7'b1000010;
4'b1110: {SEV[0:6]} = 7'b0110000;
4'b1111: {SEV[0:6]} = 7'b0110000;
20
21
                                                                                                  //C
//d
//E
22
23
                            4'b1111: \{SEV[0:6]\} = 7'b0111000;
24
                      endcase
25
           endmodule
```

DE-10 PIN ASSIGMENT

	tatu	From	То	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	•		in_ CLK	Location	PIN_P11	Yes			
2	*		- ON_OFF	Location	PIN_B8	Yes			
3	~		≌ HEX0[0]	Location	PIN_C14	Yes			
4	~		⁴ HEX0[1]	Location	PIN_E15	Yes			
5	*		^{out} HEX0[2]	Location	PIN_C15	Yes			
6	*		^{out} HEX0[3]	Location	PIN_C16	Yes			
7	*		out HEX0[4]	Location	PIN_E16	Yes			
8	*		[™] HEX0[5]	Location	PIN_D17	Yes			
9	*		[™] HEX0[6]	Location	PIN_C17	Yes			
10	*		LEDR[0]	Location	PIN_A8	Yes			
11	*		LEDR[1]	Location	PIN_A9	Yes			
12	*		LEDR[2]	Location	PIN_A10	Yes			
13	*		LEDR[3]	Location	PIN_B10	Yes			
14	*		LEDR[4]	Location	PIN_D13	Yes			
15	~		LEDR[5]	Location	PIN_C13	Yes			
16	*		LEDR[6]	Location	PIN_E14	Yes			
17	*		LEDR[7]	Location	PIN_D14	Yes			
18			LEDR[8]	Location	PIN_A11	Yes			
19	*		LEDR[9]	Location	PIN_B11	Yes			
20	*		- CLEAR	Location	PIN_A7	Yes			
21		< <new>></new>	< <new>></new>	< <new>></new>					

DEMOED IN PERSON

Demoed on 01/24/2024

To: TA (Madison)