Name:Servando_Olvera	ID#1001909287
Date Submitted:02-06-2024	Fime Submitted9:00_pm
CSE 3341 Digital Logic Design II	
CSE 5357 Advanced Digital Logic Design	
Spring Semester 2024	
Lab 2 –Multiplexed Seven-Segment Displays	
Due Date – February 6, 2024, 11:59 PM	
Submit on Canvas Assignments	

# **DESIGN REQUIREMENTS**

Design a decoder/controller for the *HexBoard* four-digit multiplexed seven segment display. Capture your design using SystemVerilog. Realize your design on the DE10-Lite + HexBoard devices found in your ADL Lab Kit. In Part A, you will test your decoder/controller by displaying, in hexadecimal, the output of a 16-bit binary counter as shown in Figure 1. In Part B, you will use the *HexBoard* to display a crawling message. This can be realized by replacing the 16-bit counter with a circular buffer as shown in Figure 2.

- SystemVerilog must be used for coding the solutions.
- Structured design must be used and documented by a hierarchy diagram.
- Code must be commented.

### Part A – Multiplexed seven-segment decoder/controller


- 1. Design and implement the circuit in Figure 1.
- 2. Demonstrate that the counter counts and displays properly from 0000 to FFFF and repeats.
- 3. Demonstrate that the On/Off and Reset features work.
- 4. Mathematically derive the count rate and mux rate for the clock ladder settings in Figure 1.
- 5. Add a feature that allows the mux rate to be controlled from the DE10-Lite+HexBoard switches and pushbuttons.
- 6. Experimenally determine the slowest mux rate that does not produce flicker on the display.
- 7. Does speeding up the mux rate from this minimum improve the display?

### Part B – Crawling message display


- 1. Design and implement the circuit in Figure 2.
- 2. Demonstrate that it can continuously display the message 0123456789AbCdEF in hex.
- 3. Increase the crawl rate by a factor of 4 and observe the effect on the display.
- 4. Reprogram your circular buffer to display the message HELLO 2 YOU.

# HIRERARCHY DIAGRAMS

Part A



### Part B



## **SYSTEM-VERILOG CODE**

### Part A Top Module

```
module Lab2
       ⊟(
               input CLK, ON_OFF, CLEAR, SW3, SW2, SW1, SW0,
output [0:6] HEX,
output [3:0] CAT
 3
4
5
6
7
        );
  8
                    logic clock_out, clk190, clk25, clk3, clk1, chosen_clock;
logic [15:0] counter;
                                                                                                                        // Hold slower clocks
// 16-bit binary counter
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
33
               OnOffToggle toggle
                                                                                                // Start/Stop button
                    .onoff(oN_OFF),
                    .OUT(clock_out)
                    logic slowest_clk_possible;
               clockLadder Ladder
                                                                                                // Clock ladder based on 50 MHz clock
       ⊟
                     .CLK(clock_out),
                    CLEAR(CLEAR),
.clk190(clk190),
.clk25(clk25),
.clk3(clk3),
.clk1(clk1),
                                                                                                // 190 hz

// 25 Hz

// 3 Hz

// 1 Hz

// 130 Hz with noticeable flickering

// Above 130 Hz screen improves
                                                                                                    190 hz
                    .clk_slowest_clk_possible)
               speeds diffFreq
                                                                                                // Based on Switch-input, a clock rate will be chosen
.SW3(SW3),
.SW2(SW2),
.SW1(SW1),
.SW0(SW0),
                    .SW0(SW0),
.clk190(clk190),
.clk25(clk25),
.clk3(clk3),
.clk1(clk1),
.clk_slowest(slowest_clk_possible),
                     .SPEED(chosen_clock)
               binaryCounter16Bit Count
                                                                                                // 16-bit counter Module
       .Clock(clk1),
.CLEAR(CLEAR),
                    .out(counter)
               MUX Mux_decoder
                                                                                                // Multiplexer and decoder module
       .clk190(chosen_clock),
                                                                                                // MUX Rate
                    .CIKI9U(cnosen_clock
CLEAR(CLEAR),
.D0(counter[3:0]),
.D1(counter[7:4]),
.D2(counter[11:8]),
.D3(counter[15:12]),
.CAT(CAT),
.HEX(HEX)
61
63
64
65
66
               );
         endmodule
```

### Part B Top Module

```
module Lab2_B
□(
 123456789
               input CLK, ON_OFF, CLEAR, SW3, SW2, SW1, SW0, SW9, output [0:6] HEX, output [3:0] CAT \,
         );
                                                                                          // Hold slower clocks
// Hold numbs or message
                   logic clock_out, clk190, clk4, clk1;
logic [15:0] counter;
onoffToggle toggle
                                                                                          // Start/Stop button
       ⊟
                   .OnOff(ON_OFF),
                    .IN(CLK),
.OUT(clock_out)
                   logic slowest_clk_possible;
              clockLadder Ladder
                                                                                          // Clock ladder based on 50 MHz clock
                   .CLK(clock_out),
                   .CLEAR(CLEAR),
.clk190(clk190),
.clk3(clk4),
.clk1(clk1),
                                                                                          // 190 hz
// 4 Hz 4X crawling rate
// 1 Hz
                   logic chosen_clock;
              speeds diffFreq
                                                                                          // Based on Switch-input, a clock rate will be regular or 4x faster
                   .SW0(SW0),
.clk4(clk4),
.clk1(clk1),
                    .SPEED(chosen_clock)
                                                                                          // Circular Buffer
// Crawling Numbers/Message
// Crawling arte
               CrawlNumbs CralingThings
                   .Clock(chosen_clock),
.CLEAR(CLEAR),
.out(counter)
               MUX Mux_decoder
                                                                                          // Multiplexer and decoder module
       ₽
                   .clk190(clk190),
.CLEAR(CLEAR),
.MODE(SW9),
.D0(counter[3:0]),
.D1(counter[7:4]),
.D2(counter[11:8]),
.D3(counter[15:12]),
.CAT(CAT),
.HEX(HEX)
                                                                                          // Constant Mux Rate
          endmodule
```

### **ON & OFF Toggle Module**

```
module OnOffToggle
 3
    ⊟(
          input OnOff, IN,
 4
5
6
7
          output OUT
     L);
          logic state, nextstate;
 8
          parameter ON = 1'b1, OFF = 1'b0;
9
10
             always @ (negedge OnOff)
11
12
13
14
15
                state <= nextstate;
             always @ (state)
                 case(state)
    OFF: nextstate = ON;
16
17
                    ON: nextstate = OFF;
                 endcase
18
19
          assign OUT = state*IN;
20
21
      endmodule
```

### **Clock Ladder Module [Part A]**

```
// Need four clocks at different frequencies
// Four instantiations of divivideXN
        module clockLadder
 67
             input CLK, CLEAR
            output logic clk190, clk25, clk3, clk1, clk_slowest
10
             divideXN #(263158,32) clock190
                                                                 // 190 Hz clock
// 50e6 / 190 = 263158
11
12
13
14
15
16
17
     .CLK(CLK),
.CLEAR(CLEAR),
.OUT(clk190)
                                                                 // 25 Hz clock
// 50e6 / 25 = 2000000
             divideXN #(2000000,32) clock25
18
19
20
21
22
23
24
25
26
27
28
29
31
33
34
35
36
37
38
      ₽
                 .CLK(CLK),
.CLEAR(CLEAR),
.OUT(clk25)
                                                                 // 3 Hz clock
// 50e6 / 3 = 16666667
             divideXN #(16666667,32) clock3
      .CLK(CLK),
                 .OUT(clk3)
             divideXN #(50000000,32) clock1
                                                                 // 1 Hz clock = 50000000
      .CLK(CLK)
                 .CLEAR(CLEAR),
.OUT(clk1)
             divideXN #(384616,32) slowest
                                                                 // 130 Hz
// Slowest with no flickering on HEX disp
     40
41
42
43
44
45
                 .CLK(CLK),
                 .CLEAR(CLEAR),
.OUT(clk_slowest)
       endmodule
```

# **Clock Ladder Module [Part B]**

```
Need four clocks at different frequencies
        // Four instantiations of divivideXN
        module clockLadder
 4
5
6
7
     ⊟(
           input CLK, CLEAR,
output logic clk190, clk25, clk3, clk1, clk_slowest
 8
                                                          // 190 Hz clock
// 50e6 / 190 = 263158
divideXN #(263158,32) clock190
     .CLK(CLK),
.CLEAR(CLEAR),
.OUT(clk190)
       // divideXN #(2000000,32) clock25
// (
// .CLK(CLK).
                                                          // 25 Hz clock
// 50e6 / 25 = 2000000
               .CLEAR(CLEAR),
.OUT(clk25)
                                                          // 4 Hz clock
// 50e6 / 4 = 12500000
           divideXN #(12500000,32) clock3
     .CLK(CLK),
               .CLEAR(CLEAR),
.OUT(clk3)
           divideXN #(50000000,32) clock1
                                                          // 1 Hz clock = 50000000
     .CLK(CLK)
               .CLEAR(CLEAR),
.OUT(clk1)
                                                          /\!/ 130 Hz /\!/ Slowest with no flickering on HEX disp
           divideXN #(384616,32) slowest
                .CLK(CLK)
               .CLEAR(CLEAR),
.OUT(clk_slowest)
       endmodule
```

#### **Clock Rates Module**

```
module speeds
 1
 2
     ⊟(
           input SW3, SW2, SW1, SW0,
input clk190, clk25, clk3, clk1, clk_slowest,
output logic SPEED
 4
 5
6
7
8
9
       );
            // clk_slowest --> Shows little flickering on hex dislpay
            // Base on which switch is high
// Chose a clock from clockLadder
10
11
12
13
            always_comb
14
15
                case ({SW3, SW2, SW1, SW0})
4'b0001: SPEED = clk1;
     4'b0010: SPEED = clk3:
16
17
                    4'b0100: SPEED = c]k25;
18
19
                    4'b1000: SPEED = clk_slowest;
                    default SPEED = clk190;
20
                endcase
21
       endmodule
```

### **16-bit Binary Counter Module [Part A]**

```
module binaryCounter16Bit
    (
          input Clock, CLEAR,
output logic [15:0] out
 3
 4
5
      );
 6
7
          logic [15:0] counter = 16'b0;
 8
          always_ff @(negedge Clock, negedge CLEAR) begin
   if(CLEAR == 1'b0)
 9
    10
                                                    // If clear is set, zero out counter
11
                 counter <= 16'b0;
12
13
              else begin
                 counter <= counter + 16'b1; // Else increase 16-bit binary counter by 1</pre>
14
15
             end
16
17
          assign out = counter;
                                                    // Output value on counter
18
19
      endmodule
```

## **Circular Buffer Module [Part B]**

```
// diplay 0123456789AbcDEF
// And also HELLO 2 YOU
  2
3
4
         module CrawlNumbs
5
6
7
8
9
       ⊟(
               input Clock, CLEAR
               output logic [15:0] out
        L);
               logic [15:0] counter = 16'b0;
logic [3:0] scnd_count = 4'b0;
                                                                         // Store Numbs or Message
// Second counter
11
12
               always_ff @(negedge Clock, negedge CLEAR) begin
13
14
                   if(CLEAR == 1'b0) begin
  counter <= 16'b0;</pre>
15
16
17
18
19
20
21
22
23
24
25
                        scnd_count <= 4'b0;
                   end else begin
                        counter = counter << 4;  // Shift original counter 4 bits left
scnd_count = scnd_count + 4'b1;  // Increase second counter
counter = counter + scnd_count;  // Add counter and second counter</pre>
                        counter = counter << 4;
               end
               assign out = counter;
                                                                       // Output value on counter
          endmodule
```

#### **MUX Module**

```
module MUX
⊟(
1
3
4
5
6
7
8
9
               input clk190, CLEAR, MODE,
input [3:0] D0, D1, D2, D3,
output logic [3:0] CAT,
output logic [0:6] HEX
                     logic [1:0] RA;
logic [3:0] out;
                                                                 // Digit in-code
// Active Digit on Hex Display
// Four to one module
                four2one decoder
       .A(RA)
                     .DO(DO),
.D1(D1),
.D2(D2),
.D3(D3),
                     .OUTPUT(out)
               );
                                                                 // Finite State Machine
// Actively updates HEX digit
               FSM digit
       .CLK(clk190),
.CLEAR(CLEAR),
.SEL(RA),
.CAT(CAT)
                                                                 // Display Numbers
// Does Crawling nubers/message
// baseon on switch input if needed
               binary2seven Hex
       .BIN(out),
.MODE(MODE),
                     .SEV(HEX)
          endmodule
```

#### **Four To One Module**

#### **Finite State Machine Module**

```
// SEL represents the current state
            // CAT represents the active digit on the HEX display
  3
         □(
  6
7
                   input CLK, CLEAR,
output logic [1:0] SEL,
output logic [3:0] CAT
  8
10
11
                   logic [1:0] state, nextstate;
12
13
                   always @ (negedge CLK, negedge CLEAR)
if (CLEAR == 0) state <= 2'b0; else state <= nextstate;</pre>
14
                         always @ (state)
    case ({state})
    2'b00: begin nextstate = 2'b01; SEL = 2'b00; CAT = 4'b1000; end
    2'b01: begin nextstate = 2'b10; SEL = 2'b01; CAT = 4'b0100; end
    2'b10: begin nextstate = 2'b11; SEL = 2'b10; CAT = 4'b0010; end
    2'b11: begin nextstate = 2'b00; SEL = 2'b11; CAT = 4'b0001; end
15
16
        // 1st digit
// 2nd digit
// 3rd digit
// 4th digit
17
18
19
20
21
22
            endmodule
23
```


### Binary To 7-Hex & To Message Decoder

```
// New HEX dislpay is active-high!!!!!
           // Same as active low, but flip all 1s and 0s
  2
  3
  4
           module binary2seven
  5
        ⊟(
  6
7
                 input [3:0] BIN, MODE,
                 output logic [0:6] SEV
 8
         ();
  9
                 always_comb

if(MODE == 1'b0) begin

case ({BIN[3:0]})
10
11
        3:0]})
{SEV[0:6]} = 7'b1111110;
{SEV[0:6]} = 7'b0110000;
{SEV[0:6]} = 7'b1101101;
{SEV[0:6]} = 7'b1111001;
{SEV[0:6]} = 7'b0110011;
{SEV[0:6]} = 7'b1011011;
{SEV[0:6]} = 7'b1011011;
{SEV[0:6]} = 7'b1110000;
{SEV[0:6]} = 7'b1111111;
{SEV[0:6]} = 7'b1111111;
{SEV[0:6]} = 7'b1110111;
{SEV[0:6]} = 7'b1110111;
{SEV[0:6]} = 7'b0111101;
{SEV[0:6]} = 7'b0011110;
{SEV[0:6]} = 7'b1001110;
{SEV[0:6]} = 7'b1001111;
{SEV[0:6]} = 7'b1001111;
{SEV[0:6]} = 7'b1001111;
12
        4'b0000:
13
                                                                                                         //0
                                   4'b0001:
                                                                                                         //1
//2
//3
//4
14
15
                                   4'b0010:
                                   4'b0011:
16
                                  4'b0100:
4'b0101:
17
18
                                   4'b0110:
19
20
21
22
                                  4'b0111:
4'b1000:
                                                                                                         //7
//8
//9
//A
//b
//d
//E
//F
                                   4'b1001:
23
24
                                   4'b1010:
                                   4'b1011:
                                   4'b1100:
25
26
27
28
29
                                   4'b1101:
                                   4'b1110:
                                   4'b1111:
                             endcase
30
                       end else begin
                                                    case ({BIN[3:0]})
4'b0000: {SEV[
31
32
33
        4'b0001:
                                  4'b0010:
4'b0011:
34
                                                                                                               Ε
35
                                                                                                              L
                                   4'b0100:
36
                                                                                                               L
37
                                   4'b0101:
                                                                                                              0
                                   4'b0110:
38
                                   4'b0111:
39
                                                                                                         // Y
// Y
// U
                                   4'b1000:
40
41
                                   4'b1001:
                                  4'b1010:
42
43
                                   4'b1011:
44
                                   default: {SEV[0:6]} = 7'b00000000;
45
                             endcase
46
                       end
47
           endmodule
```

## **PIN ASSIGMENTS**



SW9 is for part B (I implemented A & B similarly)

## **DEMOED IN PERSON**

Demoed on 02/05/2024

To: TA (Madison)