
	Name:Servando_Olvera ID#1001909287				
	Date Submitted:02-20-2024 Time Submitted9:00_pm				
	CSE 3341 Digital Logic Design II				
	CSE 5357 Advanced Digital Logic Design				
	Spring Semester 2024				
	Lab 2 – Registered High-Speed Adder Subtractor				
Date Submitted:02-20-2024 Time Submitted9:00_pm  CSE 3341 Digital Logic Design II  CSE 5357 Advanced Digital Logic Design  Spring Semester 2024					
	Due Date – February 20, 2024, 11:59 PM				
	Submit on Canvas Assignments				

## **DESIGN REQUIREMENTS**


Your assignment is to design an eight-bit registered high-speed adder subtractor that also produces carry-out, overflow, zero, and negative condition code outputs. The adder/subtractor component must use group carry lookahead architecture. You will code your design in SystemVerilog, simulate to verify its correctness, and test its functionality on a DE10-Lite development board. You will also perform a timing analysis on Quartus and compute the add/subtract time of your device.

Assume A, B, and R are eight-bit signed binary numbers using a two's complement number system. CarryOut, OVR, ZERO, and NEG are condition codes determined by the result of the last operation performed. InA and InB load registers A and B, respectively. Out loads register R with the result of the last operation and the register CC with the last condition codes. Clear loads all zeros in all registers.

## ORGANIZATION DIAGRAM



## HIRERARCHY DIAGRAM



## SYSTEM-VERILOG CODE

#### **Part Top Module**

```
module Lab3
                input CLK, CLEAR, Add_Sub, inA, inB, Out, input [7:0] X, output logic [7:0] Rout, output logic [3:0] CCout, output logic [0:6] HEX, output logic [3:0] CAT
  3
  6
7
  8
10
                logic [7:0] Aout, Bout, R;
logic Cout, C7, OVR, Neg, Zero, clk190;
11
12
13
14
                NBitRegister regA
15
16
17
                     .D(X)
                     .CLK(inA)
18
                     .CLR(CLEAR),
19
20
                     .Q(Aout)
                );
21
22
23
24
25
                NBitRegister regB
                     .D(X)
                     .CLK(inB)
26
27
28
29
                     .CLR(CLEAR),
                );
30
                GCLA_AddSub attempt // Group CLA Adder/Subtractor
31
32
                      .A(Aout),
                     .B(Bout),
.Add_Sub(Add_Sub),
34
35
                     .R(R),
.Cout(Cout),
36
37
38
                     .C7(C7)
                );
39
40
                NBitRegister regR // Register R
41
42
43
         0
                     .D(R)
                     .CLK(Out)
44
45
46
                     .CLR(CLEAR),
                     .Q(Rout)
47
48
                                                                        // 190 Hz clock
// 50e6 / 190 = 263158
49
50
                divideXN #(263158,32) CLK190
         п
51
                     .CLK(CLK)
                     .CLEAR (CLEAR),
53
54
                     .OUT(clk190)
                );
55
56
57
                Controller Mux
         •
                     .clk190(clk190),
58
59
                     .CLEAR(CLEAR),
.MODE(1'b1),
.DO(Rout[3:0]),
.D1(Rout[7:4]),
.CAT(CAT),
60
61
62
63
64
                     .HEX(HEX)
65
                );
66
67
68
                ConditionCode CCLogic
                     .R(R),
.Cout(Cout),
.C7(C7),
69
70
71
72
73
74
75
76
77
78
                     OVR (OVR)
                     .Neg(Neg)
                     .Zero(Zero)
                );
                NBitRegister #(3'd4) regCC // Register CQ
                     .D({Cout, OVR, Neg, Zero}) , .CLK(Out), .CLR(CLEAR),
79
80
81
82
                     .Q(CCout)
83
84
                );
85
            endmodu le
```

#### **Register Module**

```
module NBitRegister #(parameter N = 8)
     ⊟(
           input [N-1:0] D,
input CLK, CLR,
           output logic [N-1:0] Q
 5
6
7
     );
          always @ (posedge CLK, negedge CLR) begin
if (CLR == 1 b0)
     Q <= 0;
else if (CLK == 1'b1)
10
                                                                //zero out register
11
12
13
14
                  Q \iff D;
                                                                //data input values loaded in
           end
       endmodule
```

## Four Bit Carry Look-Ahead Adder Module

## **Group Carry Look-Ahead Adder Module**

```
module GCLA_AddSub
             input [7:0] A, B,
input Add_Sub,
output [7:0] R,
output Cout,
 3
4
5
6
7
                                              // Eventually... Feature in the works
8 9 10 1 12 13 14 5 16 17 18 9 22 12 22 24 5 27 8 9 33 13 33 35 36 37 8 9 4 4 4 3 4 4 4 5
              //logic C4;
logic [7:0] g, p;
logic P3_0, G3_0, C4, P7_4, G7_4;
             FourBit_CLA GCLA4_1stStage // Fisrt Stage/ fisrt 4 bits computed
      ⊟
                  .A(A[3:0]),
.B(B[3] ^ Add_Sub, B[2] ^ Add_Sub, B[1] ^ Add_Sub, B[0] ^ Add_Sub}),
.Cin(Add_Sub),
.G(g[3:0]),
.P(p[3:0]),
.Sum(R[3:0]),
//.Cout(C4)
             FourBit_CLA GCLA4_2ndStage
                                                         // Second Stage/ second 4 bits computed
      .A(A[7:4]),
.B({B[7] ^ Add_Sub, B[6] ^ Add_Sub, B[5] ^ Add_Sub, B[4] ^ Add_Sub}),
.Cin(C4),
.Cin(C4),
.P(p[7:4]),
.Sum(R[7:4]),
//.Cout(Cout),
.C7(C7)
             assign P7_4 = p[7] & p[6] & p[5] & p[4]; assign G7_4 = g[7] | g[6] & p[7] | g[5] & p[7] & p[6] | g[4] & p[7] & p[6] & p[5]; assign Cout = G7_4 | P7_4 & C4; // C8
         endmodule
```

#### **Condition Code Module**

```
// Too simple for its own module
 3
       module ConditionCode
 5
     ⊟(
          input [7:0] R,
input Cout, C7,
output OVR, Neg, Zero
 6
7
     ();
 8
10
           assign OVR = C7 \land Cout;
                                            // XOR C[8] with C[7]
                                            // Signed number, so MSB determines if neg
11
           assign Neg = R[7];
12
13
           assign Zero = \sim (R[7] \mid R[6] \mid R[5] \mid R[4] \mid R[3] \mid R[2] \mid R[1] \mid R[0]);
14
15
       endmodule
```

#### **Binary to Seven Segment Display Module**

```
module binary2seven
   23456789
            ⊟(
                         input [3:0] BIN, MODE,
                         output logic [0:6] SEV
              );
                        always_comb

if(MODE == 1'b1) begin

case ({BIN[3:0]})
            [Sev[0:6]] = 7'b1111110;

[SEV[0:6]] = 7'b0110000;

[SEV[0:6]] = 7'b1101101;

[SEV[0:6]] = 7'b1111001;

[SEV[0:6]] = 7'b0110011;

[SEV[0:6]] = 7'b1011011;

[SEV[0:6]] = 7'b1011111;

[SEV[0:6]] = 7'b1110000;

[SEV[0:6]] = 7'b1110111;

[SEV[0:6]] = 7'b1110111;

[SEV[0:6]] = 7'b1011111;

[SEV[0:6]] = 7'b1001111;

[SEV[0:6]] = 7'b1001110;

[SEV[0:6]] = 7'b1001111;

[SEV[0:6]] = 7'b1001111;

[SEV[0:6]] = 7'b1001111;

[SEV[0:6]] = 7'b1001111;
            // Active-High
10
                                                  4'b0000:
                                                                                                                                                        //0
11
12
                                                                                                                                                        //1
                                                  4'b0001:
                                                  4'b0010:
                                                  4'b0011:
13
14
                                                  4'b0100:
15
                                                  4'b0101:
16
17
                                                  4'b0110:
                                                  4'b0111:
18
19
                                                  4'b1000:
                                                  4'b1001:
20
21
22
23
                                                  4'b1010:
                                                                                                                                                        //b
//c
//d
                                                  4'b1011:
                                                  4'b1100:
                                                  4'b1101:
24
25
26
27
28
29
30
                                                  4'b1110:
                                                  4'b1111:
                                          endcase
                                 end else begin
                                                                          3:0]})

{SEV[0:6]} = 7'b0000001;

{SEV[0:6]} = 7'b1001111;

{SEV[0:6]} = 7'b0010010;

{SEV[0:6]} = 7'b1001101;

{SEV[0:6]} = 7'b1001000;

{SEV[0:6]} = 7'b0100000;

{SEV[0:6]} = 7'b0001111;

{SEV[0:6]} = 7'b0001101;

{SEV[0:6]} = 7'b0001000;

{SEV[0:6]} = 7'b0001000;

{SEV[0:6]} = 7'b10000100;

{SEV[0:6]} = 7'b1100001;

{SEV[0:6]} = 7'b01110000;
                                         case ({BIN[3:0]})
4'b0000: {SEV[
                                                                                                                                                //Active-Low
            \dot{\Box}
                                                                                                                                                        //0
//1
                                                  4'b0001:
                                                                                                                                                        //2
//3
31
32
33
34
                                                  4'b0010:
                                                  4'b0011:
                                                  4'b0100:
                                                  4'b0101:
35
36
                                                  4'b0110:
                                                                                                                                                         //6
                                                  4'b0111:
37
                                                  4'b1000:
38
39
                                                  4'b1001:
                                                  4'b1010:
40
                                                  4'b1011:
                                                                                                                                                        //b
                                                                                                                                                        //C
//d
//E
41
                                                  4'b1100:
42
                                                  4'b1101:
43
                                                  4'b1110:
44
                                                  4'b1111:
45
                                          endcase
46
                                 end
47
                endmodule
```

#### **MUX/Controller Module**

```
module Controller
       ⊟(
 23456789
               input clk190, CLEAR, MODE,
input [3:0] D0, D1, D2, D3,
output logic [3:0] CAT,
output logic [0:6] HEX
       ();
                                                                // Digit in-code
// Active Digit on Hex Display
                     logic [1:0] RA;
logic [3:0] out;
10
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                four2one decoder
                                                               // Four to one module
                     .A(RA)
                     .DO(DO),
                     .D1(D1),
.D2(D2),
.D3(D3),
                     .OUTPUT(out)
               );
                                                                // Finite State Machine
// Actively updates HEX digit
               FSM digit
       .CLK(clk190)
                     .CLEAR(CLEAR),
.SEL(RA),
.CAT(CAT)
31
32
33
                                                               // Display Numbers
               binary2seven Hex
       .BIN(out)
                     .MODE(MODE),
.SEV(HEX)
35
36
37
38
39
40
         endmodule
```

#### **Finite State Machine Module**


#### **Four to One Decoder Module**

```
module four2one
  2
         ⊟(
  3
                 input [1:0] A,
input [3:0] DO, D1, D2, D3,
output logic [3:0] OUTPUT
 4
 6
7
         ();
 8
                  always_comb
 9
                       case({A})
        2'b00: OUTPUT = DO; // 1st digit
2'b01: OUTPUT = D1; // 2nd digit
2'b10: OUTPUT = D2; // 3rd digit
2'b11: OUTPUT = D3; // 4th digit
10
11
12
13
14
                        endcase
15
            endmodule
16
```

#### **Clock Divider Module**

```
module divideXN #(parameter N = 10, parameter M = 4)
  2
        □(
               input CLK, CLEAR,
output logic [M-1:0] COUNT,
output logic OUT
                                                                                                   // COUNT is defined as a M-bit register
  4
5
6
7
8
9
               always_ff @ (negedge CLK, negedge CLEAR)
if (CLEAR == 1'b0)
   COUNT <= 0;
else begin
   if (COUNT == N-2'd2) begin
   OUT <= 1'b1;
   COUNT <= N-1'd1;
end else</pre>
                                                                                                   // COUNT is loaded with all 0's
10
11
12
13
14
15
16
17
18
19
20
21
22
23
                                                                                                   // Once COUNT = N-2 OUT = 1
                         end else
if (COUNT == N-1'd1) begin
OUT <= 1'b0;
COUNT <= 0;
                                                                                                   // Once COUNT = N-1 OUT=0
                                    OUT <= 1'b0;
COUNT <= COUNT + 1'b1;
                                                                                                   // COUNT is incremented
                     end
          endmodule
```

## SIMULATION RESULTS WAVEFORM




# **PIN ASSIGMENTS**


	tatu	From	То	Assignment Name	Value	Enabled	Entity
1	<b>*</b>		<u>⊩</u> CLEAR	Location	PIN_AB6	Yes	
2	<b>*</b>		<u>i</u> ⊸ inA	Location	PIN_B8	Yes	
3	<b>*</b>		<mark>i</mark> ⊸ inB	Location	PIN_A7	Yes	
4	•		<mark>i⊩</mark> - Out	Location	PIN_AB5	Yes	
5	•		<u>i</u> Add_Sub	Location	PIN_F15	Yes	
6	<b>*</b>		<u>i</u> X[1]	Location	PIN_C11	Yes	
7	<b>*</b>		<u>i</u> X[2]	Location	PIN_D12	Yes	
8	<b>*</b>		<u>⊩</u> X[3]	Location	PIN_C12	Yes	
9	<b>*</b>		<u>in</u> _ X[4]	Location	PIN_A12	Yes	
10	<b>*</b>		<u>i</u> ⊸ X[5]	Location	PIN_B12	Yes	
11	<b>*</b>		<u>i</u> ⊸ X[6]	Location	PIN_A13	Yes	
12	<b>*</b>		in_ X[7]	Location	PIN_A14	Yes	
13	<b>*</b>		CCout[0]	Location	PIN_A8	Yes	
14	<b>*</b>		CCout[1]	Location	PIN_A9	Yes	
15	<b>*</b>		CCout[2]	Location	PIN_A10	Yes	
16	<b>*</b>		CCout[3]	Location	PIN_B10	Yes	
17	<b>*</b>		<u>i</u> X[0]	Location	PIN_C10	Yes	
18	<b>*</b>		<sup>cut</sup> HEX[1]	Location	PIN_AA11	Yes	
19	<b>*</b>		<sup>cut</sup> HEX[2]	Location	PIN_Y10	Yes	
20	<b>*</b>		<sup>cut</sup> HEX[3]	Location	PIN_AB9	Yes	
21	<b>*</b>		<sup>out</sup> HEX[4]	Location	PIN_AB8	Yes	
22	<b>*</b>		<sup>cut</sup> HEX[5]	Location	PIN_AB7	Yes	
23	<b>*</b>		<sup>cut</sup> HEX[6]	Location	PIN_AB17	Yes	
24	<b>*</b>		CAT[0]	Location	PIN_AB19	Yes	
25	<b>*</b>		CAT[1]	Location	PIN_AA19	Yes	
26	<b>*</b>		CAT[2]	Location	PIN_Y19	Yes	
27	<b>*</b>		<sup>out</sup> CAT[3]	Location	PIN_AB20	Yes	
28	<b>*</b>		Sut HEX[0]	Location	PIN_AA12	Yes	
29	<b>*</b>		<u>i</u> ∟ CLK	Location	PIN_P11	Yes	
30		< <new>&gt;</new>	< <new>&gt;</new>	< <new>&gt;</new>			

## **RTL DIAGRAMS**


## **Top Module**




## Registers A & B




## **Group Carry Look-Ahead Adder**




# 4-Bit Carry Look-Ahead Adder Stage 1




## 4-Bit Carry Look-Ahead Adder Stage 2




## Condition Code & Register R




#### **Clock Divider**




## **Register CC**




## Mux/Controller




## **Four to One Decoder**



## **Finite State Machine**




## **Binary To Seven Hex Decoder**



## **Compilation Summary**

< <filter>&gt;</filter>					
Flow Status	Successful - Thu Feb 15 20:44:05 2024				
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition				
Revision Name	Lab3				
Top-level Entity Name	Lab3				
Family	MAX 10				
Device	10M50DAF484C7G				
Timing Models	Final				
Total logic elements	96 / 49,760 ( < 1 % )				
Total registers	63				
Total pins	37 / 360 ( 10 % )				
Total virtual pins	0				
Total memory bits	0 / 1,677,312 ( 0 % )				
Embedded Multiplier 9-bit elements	0 / 288 ( 0 % )				
Total PLLs	0/4(0%)				
UFM blocks	0/1(0%)				
ADC blocks	0/2(0%)				

## TIMING ANALYSIS DIAGRAMS



# **TEST RESULTS**

A	+/_	В	PLHEX	A_Binary	Cout	OVR	Neg	Zero
0101 0101	+	1010 1010	FF	1111 1111	0	٥	1	0
0101 0101	-	1010 1010	AB	1010 1011	0	1	1	0
0111 1111	+	0000 0001	80	1000 0000	0	1	1	6
0111 1111	_	0000 0001	Τŧ	0111 1110	1	٥	0	٥
0111 1111	+	1111 1111	TE	0111 1110	1	0	0	0
O111 1L11	-	1111 1111	80	1000 0000	0	1	1	0
0110 0110	+	1101 1101	43	0100 0011	1	0	0	0
0110 0110	-	1101 1101	89	1000 1001	0	1	1	0
1010 1010	+	0011 0011	aa	1101 1101	٥	0	1	0
1010 1010	_	0011 0011	77	0111 0111	1	1	0	0
1001 1001	+	1110 1110	87	1000 0111	1	٥	1	٥
1001 1001	-	1110 1110	АВ	1010 1011	٥	0	1	0
1010 1010	+	1111 1110	A 8	1010 1000	1	0	1	٥
1010 1010	-	1111 1110	АC	1010 1100	0	٥	1	0
1101 1101	4	1100 1100	Аq	1010 1001	1	0	1	0
1101 1101	-	1100 1100	11	O001 0001	1	0	0	0

# PHOTOS OF MARKED TEST RESULTS

