

Name: \_\_\_\_\_Servando\_Olvera\_\_\_\_\_ ID# \_\_\_\_\_1001909287\_\_\_\_\_

Date Submitted: \_\_\_\_\_02-20-2024\_\_\_\_\_ Time Submitted \_\_\_\_\_9:00\_pm\_\_\_\_\_

CSE 3341 Digital Logic Design II

CSE 5357 Advanced Digital Logic Design

Spring Semester 2024

**Lab 2 – Registered High-Speed Adder Subtractor**

**200 points**

Due Date – February 20, 2024, 11:59 PM


Submit on Canvas Assignments

## DESIGN REQUIREMENTS


Your assignment is to design an eight-bit registered high-speed adder subtractor that also produces carry-out, overflow, zero, and negative condition code outputs. The adder/subtractor component must use group carry lookahead architecture. You will code your design in SystemVerilog, simulate to verify its correctness, and test its functionality on a DE10-Lite development board. You will also perform a timing analysis on Quartus and compute the add/subtract time of your device.

Assume A, B, and R are eight-bit signed binary numbers using a two's complement number system. CarryOut, OVR, ZERO, and NEG are condition codes determined by the result of the last operation performed. InA and InB load registers A and B, respectively. Out loads register R with the result of the last operation and the register CC with the last condition codes. Clear loads all zeros in all registers.

## ORGANIZATION DIAGRAM



# HIRERARCHY DIAGRAM



# SYSTEM-VERILOG CODE

## Part Top Module

```
1  module Lab3
2  (
3      input CLK, CLEAR, Add_Sub, inA, inB, Out,
4      input [7:0] X,
5      output logic [7:0] Rout,
6      output logic [3:0] CCout,
7      output logic [0:6] HEX,
8      output logic [3:0] CAT
9  );
10
11      logic [7:0] Aout, Bout, R;
12      logic Cout, C7, OVR, Neg, Zero, clk190;
13
14      NBitRegister regA
15      (
16          .D(X),
17          .CLK(inA),
18          .CLR(CLEAR),
19          .Q(Aout)
20      );
21
22      NBitRegister regB
23      (
24          .D(X),
25          .CLK(inB),
26          .CLR(CLEAR),
27          .Q(Bout)
28      );
29
30      GCLA_AddSub attempt // Group CLA Adder/Subtractor
31      (
32          .A(Aout),
33          .B(Bout),
34          .Add_Sub(Add_Sub),
35          .R(R),
36          .Cout(Cout),
37          .C7(C7)
38      );
39
40      NBitRegister regR // Register R
41      (
42          .D(R),
43          .CLK(Out),
44          .CLR(CLEAR),
45          .Q(Rout)
46      );
47
48
49      divideXN #(263158,32) CLK190 // 190 Hz clock
50      ( // 50e6 / 190 = 263158
51          .CLK(CLK),
52          .CLEAR(CLEAR),
53          .OUT(clk190)
54      );
55
56      Controller Mux
57      (
58          .clk190(clk190),
59          .CLEAR(CLEAR),
60          .MODE(1'b1),
61          .D0(Rout[3:0]),
62          .D1(Rout[7:4]),
63          .CAT(CAT),
64          .HEX(HEX)
65      );
66
67      ConditionCode CCLogic
68      (
69          .R(R),
70          .Cout(Cout),
71          .C7(C7),
72          .OVR(OVR),
73          .Neg(Neg),
74          .Zero(Zero)
75      );
76
77      NBitRegister #(3'd4) regCC // Register CC
78      (
79          .D({Cout, OVR, Neg, Zero}),
80          .CLK(Out),
81          .CLR(CLEAR),
82          .Q(CCout)
83      );
84
85  endmodule
```

## Register Module

```
1 module NBitRegister #(parameter N = 8)
2   (
3     input [N-1:0] D,
4     input CLK, CLR,
5     output logic [N-1:0] Q
6   );
7
8   always @ (posedge CLK, negedge CLR) begin
9     if (CLR == 1'b0)
10      Q <= 0; //zero out register
11    else if (CLK == 1'b1)
12      Q <= D; //data input values loaded in
13    end
14 endmodule
```

## Four Bit Carry Look-Ahead Adder Module

```
1 module FourBit_CLA
2   (
3     input [3:0] A, B,
4     input Cin,
5     output logic [3:0] G, P, Sum,
6     output logic Cout,
7     output logic C7
8   );
9
10  logic [4:0] C;
11
12  assign G = A & B; // Generate
13  assign P = A ^ B; // Propagate
14
15  always_comb begin
16    C[0] = Cin;
17    C[1] = G[0] | P[0] & C[0];
18    C[2] = G[1] | P[1] & C[1];
19    C[3] = G[2] | P[2] & C[2];
20    C[4] = G[3] | P[3] & C[3];
21  end
22
23  assign Cout = C[4]; // Output Carry
24
25  assign Sum = A ^ B ^ C; // Compute Sum
26  // C gets truncated!!! Might be an issue
27  assign C7 = C[3];
28
29 endmodule
```

## Group Carry Look-Ahead Adder Module

```
1 module GCLA_AddSub
2   (
3     input [7:0] A, B,
4     input Add_Sub, // Eventually... Feature in the works
5     output [7:0] R,
6     output Cout,
7     output C7
8   );
9
10  //logic C4;
11  logic [7:0] g, p;
12  logic P3_0, G3_0, C4, P7_4, G7_4;
13
14  FourBit_CLA GCLA4_1stStage // Firsr Stage/ firsr 4 bits computed
15  (
16    .A(A[3:0]),
17    .B({B[3] ^ Add_Sub, B[2] ^ Add_Sub, B[1] ^ Add_Sub, B[0] ^ Add_Sub}),
18    .Cin(Add_Sub),
19    .G(g[3:0]),
20    .P(p[3:0]),
21    .Sum(R[3:0]),
22    //.Cout(C4),
23  );
24
25  assign P3_0 = p[3] & p[2] & p[1] & p[0];
26  assign G3_0 = g[3] | g[2] & p[3] | g[1] & p[3] & p[2] | g[0] & p[3] & p[2] & p[1];
27  assign C4 = G3_0 | P3_0 & Add_Sub;
28
29  FourBit_CLA GCLA4_2ndStage // Second Stage/ second 4 bits computed
30  (
31    .A(A[7:4]),
32    .B({B[7] ^ Add_Sub, B[6] ^ Add_Sub, B[5] ^ Add_Sub, B[4] ^ Add_Sub}),
33    .Cin(C4),
34    .G(g[7:4]),
35    .P(p[7:4]),
36    .Sum(R[7:4]),
37    //.Cout(Cout),
38    .C7(C7)
39  );
40
41  assign P7_4 = p[7] & p[6] & p[5] & p[4];
42  assign G7_4 = g[7] | g[6] & p[7] | g[5] & p[7] & p[6] | g[4] & p[7] & p[6] & p[5];
43  assign Cout = G7_4 | P7_4 & C4; // C8
44
45 endmodule
```

## Condition Code Module

```
1
2 // Too simple for its own module
3 module ConditionCode
4 (
5     input [7:0] R,
6     input Cout, C7,
7     output OVR, Neg, Zero
8 );
9
10 assign OVR = C7 ^ Cout; // XOR C[8] with C[7]
11 assign Neg = R[7]; // Signed number, so MSB determines if neg
12
13 assign Zero = ~(R[7] | R[6] | R[5] | R[4] | R[3] | R[2] | R[1] | R[0]);
14
15 endmodule
```

## Binary to Seven Segment Display Module

```
1 module binary2seven
2 (
3     input [3:0] BIN, MODE,
4     output logic [0:6] SEV
5 );
6
7 always_comb
8 if(MODE == 1'b1) begin
9     case ({BIN[3:0]}) // Active-High
10         4'b0000: {SEV[0:6]} = 7'b1111110; //0
11         4'b0001: {SEV[0:6]} = 7'b0110000; //1
12         4'b0010: {SEV[0:6]} = 7'b1101101; //2
13         4'b0011: {SEV[0:6]} = 7'b1111001; //3
14         4'b0100: {SEV[0:6]} = 7'b0110011; //4
15         4'b0101: {SEV[0:6]} = 7'b1011011; //5
16         4'b0110: {SEV[0:6]} = 7'b1011111; //6
17         4'b0111: {SEV[0:6]} = 7'b1110000; //7
18         4'b1000: {SEV[0:6]} = 7'b1111111; //8
19         4'b1001: {SEV[0:6]} = 7'b1110011; //9
20         4'b1010: {SEV[0:6]} = 7'b1110111; //A
21         4'b1011: {SEV[0:6]} = 7'b0011111; //b
22         4'b1100: {SEV[0:6]} = 7'b1001110; //C
23         4'b1101: {SEV[0:6]} = 7'b0111101; //d
24         4'b1110: {SEV[0:6]} = 7'b1001111; //E
25         4'b1111: {SEV[0:6]} = 7'b1000111; //F
26     endcase
27 else begin
28     case ({BIN[3:0]}) //Active-Low
29         4'b0000: {SEV[0:6]} = 7'b0000001; //0
30         4'b0001: {SEV[0:6]} = 7'b1001111; //1
31         4'b0010: {SEV[0:6]} = 7'b0010010; //2
32         4'b0011: {SEV[0:6]} = 7'b0000110; //3
33         4'b0100: {SEV[0:6]} = 7'b1001100; //4
34         4'b0101: {SEV[0:6]} = 7'b0100100; //5
35         4'b0110: {SEV[0:6]} = 7'b0100000; //6
36         4'b0111: {SEV[0:6]} = 7'b0001111; //7
37         4'b1000: {SEV[0:6]} = 7'b0000000; //8
38         4'b1001: {SEV[0:6]} = 7'b0001100; //9
39         4'b1010: {SEV[0:6]} = 7'b0001000; //A
40         4'b1011: {SEV[0:6]} = 7'b1100000; //b
41         4'b1100: {SEV[0:6]} = 7'b0110001; //C
42         4'b1101: {SEV[0:6]} = 7'b1000010; //d
43         4'b1110: {SEV[0:6]} = 7'b0110000; //E
44         4'b1111: {SEV[0:6]} = 7'b0111000; //F
45     endcase
46 end
47 endmodule
```

## MUX/Controller Module

```
1 module Controller
2   (
3     input clk190, CLEAR, MODE,
4     input [3:0] D0, D1, D2, D3,
5     output logic [3:0] CAT,
6     output logic [0:6] HEX
7   );
8
9     logic [1:0] RA;      // Digit in-code
10    logic [3:0] out;      // Active Digit on Hex Display
11
12
13    four2one decoder      // Four to one module
14    (
15      .A(RA),
16      .D0(D0),
17      .D1(D1),
18      .D2(D2),
19      .D3(D3),
20      .OUTPUT(out)
21    );
22
23    FSM digit              // Finite State Machine
24    (                      // Actively updates HEX digit
25      .CLK(clk190),
26      .CLEAR(CLEAR),
27      .SEL(RA),
28      .CAT(CAT)
29    );
30
31
32    binary2seven Hex      // Display Numbers
33    (
34      .BIN(out),
35      .MODE(MODE),
36      .SEV(HEX)
37    );
38
39 endmodule
```

## Finite State Machine Module

```
1 module FSM
2   (
3     input CLK, CLEAR,
4     output logic [1:0] SEL,
5     output logic [3:0] CAT
6   );
7   logic [1:0] state, nextstate;
8
9   always @ (negedge CLK, negedge CLEAR)
10    if (CLEAR == 0) state <= 2'b0; else state <= nextstate;
11
12   always @ (state)
13   case ({state})
14     2'b00: begin nextstate = 2'b01; SEL = 2'b00; CAT = 4'b1000; end // 1st digit
15     2'b01: begin nextstate = 2'b10; SEL = 2'b01; CAT = 4'b0100; end // 2nd digit
16     default: begin nextstate = 2'b00; SEL = 2'b00; CAT = 4'b0000; end // Don't touch the other digits
17   endcase // Not needed here
18 endmodule
```

## Four to One Decoder Module

```
1 module four2one
2   (
3     input [1:0] A,
4     input [3:0] D0, D1, D2, D3,
5     output logic [3:0] OUTPUT
6   );
7
8   always_comb
9   case ({A})
10     2'b00: OUTPUT = D0; // 1st digit
11     2'b01: OUTPUT = D1; // 2nd digit
12     2'b10: OUTPUT = D2; // 3rd digit
13     2'b11: OUTPUT = D3; // 4th digit
14   endcase
15
16 endmodule
```



## Clock Divider Module

```

1 module divideXN #(parameter N = 10, parameter M = 4)
2 (
3     input CLK, CLEAR,
4     output logic [M-1:0] COUNT,           // COUNT is defined as a M-bit register
5     output logic OUT
6 );
7     always_ff @ (negedge CLK, negedge CLEAR)
8     if (CLEAR == 1'b0)
9         COUNT <= 0;                       // COUNT is loaded with all 0's
10    else begin
11        if (COUNT == N-2'd2) begin
12            OUT <= 1'b1;
13            COUNT <= N-1'd1;               // Once COUNT = N-2 OUT = 1
14        end else
15            if (COUNT == N-1'd1) begin
16                OUT <= 1'b0;
17                COUNT <= 0;               // Once COUNT = N-1 OUT=0
18            end else begin
19                OUT <= 1'b0;
20                COUNT <= COUNT + 1'b1;    // COUNT is incremented
21            end
22    end
23 endmodule






























```

## SIMULATION RESULTS WAVEFORM






## PIN ASSIGNMENTS


	tatu	From	To	Assignment Name	Value	Enabled	Entity
1	✓		 CLEAR	Location	PIN_AB6	Yes	
2	✓		 inA	Location	PIN_B8	Yes	
3	✓		 inB	Location	PIN_A7	Yes	
4	✓		 Out	Location	PIN_AB5	Yes	
5	✓		 Add_Sub	Location	PIN_F15	Yes	
6	✓		 X[1]	Location	PIN_C11	Yes	
7	✓		 X[2]	Location	PIN_D12	Yes	
8	✓		 X[3]	Location	PIN_C12	Yes	
9	✓		 X[4]	Location	PIN_A12	Yes	
10	✓		 X[5]	Location	PIN_B12	Yes	
11	✓		 X[6]	Location	PIN_A13	Yes	
12	✓		 X[7]	Location	PIN_A14	Yes	
13	✓		 CCout[0]	Location	PIN_A8	Yes	
14	✓		 CCout[1]	Location	PIN_A9	Yes	
15	✓		 CCout[2]	Location	PIN_A10	Yes	
16	✓		 CCout[3]	Location	PIN_B10	Yes	
17	✓		 X[0]	Location	PIN_C10	Yes	
18	✓		 HEX[1]	Location	PIN_AA11	Yes	
19	✓		 HEX[2]	Location	PIN_Y10	Yes	
20	✓		 HEX[3]	Location	PIN_AB9	Yes	
21	✓		 HEX[4]	Location	PIN_AB8	Yes	
22	✓		 HEX[5]	Location	PIN_AB7	Yes	
23	✓		 HEX[6]	Location	PIN_AB17	Yes	
24	✓		 CAT[0]	Location	PIN_AB19	Yes	
25	✓		 CAT[1]	Location	PIN_AA19	Yes	
26	✓		 CAT[2]	Location	PIN_Y19	Yes	
27	✓		 CAT[3]	Location	PIN_AB20	Yes	
28	✓		 HEX[0]	Location	PIN_AA12	Yes	
29	✓		 CLK	Location	PIN_P11	Yes	
30		<<new>>	<<new>>	<<new>>			

# RTL DIAGRAMS


## Top Module




## Registers A & B




## Group Carry Look-Ahead Adder




## 4-Bit Carry Look-Ahead Adder Stage 1




## 4-Bit Carry Look-Ahead Adder Stage 2




## Condition Code & Register R




## Clock Divider




## Register CC




## Mux/Controller




## Four to One Decoder



## Finite State Machine




## Binary To Seven Hex Decoder



## Compilation Summary

Flow Summary	
<<Filter>>	
Flow Status	Successful - Thu Feb 15 20:44:05 2024
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	Lab3
Top-level Entity Name	Lab3
Family	MAX 10
Device	10M50DAF484C7G
Timing Models	Final
Total logic elements	96 / 49,760 ( < 1 % )
Total registers	63
Total pins	37 / 360 ( 10 % )
Total virtual pins	0
Total memory bits	0 / 1,677,312 ( 0 % )
Embedded Multiplier 9-bit elements	0 / 288 ( 0 % )
Total PLLs	0 / 4 ( 0 % )
UFM blocks	0 / 1 ( 0 % )
ADC blocks	0 / 2 ( 0 % )

TIMING ANALYSIS DIAGRAMS



TEST RESULTS

	A	+/-	B	R-HEX	A_Binary	Cout	OVR	Neg	Zero
a	0101 0101	+	1010 1010	FF	1111 1111	0	0	1	0
	0101 0101	-	1010 1010	AB	1010 1011	0	1	1	0
b	0111 1111	+	0000 0001	80	1000 0000	0	1	1	0
	0111 1111	-	0000 0001	7E	0111 1110	1	0	0	0
c	0111 1111	+	1111 1111	7E	0111 1110	1	0	0	0
	0111 1111	-	1111 1111	80	1000 0000	0	1	1	0
d	0110 0110	+	1101 1101	43	0100 0011	1	0	0	0
	0110 0110	-	1101 1101	89	1000 1001	0	1	1	0
e	1010 1010	+	0011 0011	DD	1101 1101	0	0	1	0
	1010 1010	-	0011 0011	77	0111 0111	1	1	0	0
f	1001 1001	+	1110 1110	87	1000 0111	1	0	1	0
	1001 1001	-	1110 1110	AB	1010 1011	0	0	1	0
g	1010 1010	+	1111 1110	AB	1010 1000	1	0	1	0
	1010 1010	-	1111 1110	AC	1010 1100	0	0	1	0
h	1101 1101	+	1100 1100	A9	1010 1001	1	0	1	0
	1101 1101	-	1100 1100	11	0001 0001	1	0	0	0




## PHOTOS OF MARKED TEST RESULTS


a) (+)




(-)




b) (+)




(-)



e) (+)




(-)



h)

(+)



(-)

