

Combinational: No clock needed to operate logic. Output is computer based entirely on current inputs. Multiplication operations can be performed in a parallel manner: fast but not precise.

Pros: Fast and efficient

Cons: Scalability is an issue.

Sequential: Clock dependent. Output is computed based entirely on previous and current inputs. Memory units are introduced to keep history of previous inputs. Multiplication operations are computed in a sequential manner; slow but precise.

Pros: Tackle Scalability

Cons: Slower and more complex

Data path width Number of bits processed simultaneously in multiplication operation. Increasing the width would allow for more bits to be processed -simultaneously.

Pros: Faster computation of data

Cons: Higher Complexity

Recoding Used in high-speed Multipliers to reduce the number of partial products that must be computed and added to produce the product of 2 numbers.

Pros: Reduces number of addition operations required; faster.

Cons: Introduces higher complexity to the overall process.

Pipelining Multiplication is broken down into Sequential stages, allowing for overlapping of such. Each stage performs an operation of the multiplication, and the result is passed onto the next step without waiting for previous operations to be done.

Make an 8x8 Multiplier: Control path no change. Modify data path to accommodate for 8-bit inputs; register Q & M. Also, accommodate Reg A to 9 bits and the counter to 3 bits.

Make it faster: Recoding could be used. Booth's encoding could be implemented; this would decrease the number of partial products to be added.

Allow it to handle signed numbers: Extend Reg M and A to 8 & 9 bits. Check if M and Q are neg by checking MSB. If M is neg, extended signs bits are set, upper half; else they are not set; do Multiplication. If Q is neg, on last add operation of process add the 2's comp of M to reg A; else regular M is added. If both M and Q are neg, both operations are performed.

Floating-Point Range





Neg #s: $-2(2 - 2^{-23}) * 2^{128}$ to 2^{-127}

Pos #s: 2^{-127} to $(2 - 2^{-23}) * 2^{128}$

Normalization: this entails formatting the mantissa with the implicit 1 to the left of the decimal point.

Exponent Overflow/Underflow: the exponent can be represented in only 8-bits, and thus there is a limited range of numbers that can be represented. Going over max val = overflow. Going below min val = underflow.

Significant overflow/underflow: 23-bits used to represent mantissa. Limited range. If number magnitude exceeds max val = overflow. If number magnitude is too close to zero = underflow.
+ infinity = 0 | 1111 1111 | 000 0000 0000 0000 0000 0000
- infinity = 1 | 1111 1111 | 000 0000 0000 0000 0000 0000



Binary		Formal		Encoding	
1-bit	MSB	8-bit	LSB	MSB	LSB
S	(Single bit)	E	(Biased Exponent)	Mantissa	
E ₈		E ₈		M ₂₃	

1. 1.6328125 x 2 ⁻¹⁰ = 0	0110 1011	101 0001 0000 0000 0000 0000
ii. 1.6328125 x 2 ¹⁰ = 0	1001 0011	101 0001 0000 0000 0000 0000
iii. -1.6328125 x 2 ⁻¹⁰ = 1	0110 1011	101 0001 0000 0000 0000 0000
iv. -1.6328125 x 2 ¹⁰ = 1	1001 0011	101 0001 0000 0000 0000 0000

Binary Array Mult vs Wallace Mult

Binary Array Mult: also based on hand-written multiplication process, where each bit of multiplicand is multiplied w each bit of multiplier, and the partial products are then added to compute result.


Wallace Mult: uses Wallace tree reduction to group partial products into smaller groups and perform parallel reduction to minimize number of addition operations.

```
module LettShift
input [3:0] in,
input [1:0] ct1,
output logic [3:0] out;
logic [3:0] x;

// 2-bit shift
mux2x1 m1 (.in0(in[3]), .in1(in[1]), .sel(ct1[1]), .out(x[3]));
mux2x1 m2 (.in0(in[2]), .in1(in[0]), .sel(ct1[1]), .out(x[2]));
mux2x1 m3 (.in0(in[1]), .in1(in[0]), .sel(ct1[0]), .out(x[1]));
mux2x1 m4 (.in0(in[0]), .in1(1'b0), .sel(ct1[0]), .out(x[0]));

// 1 bit shift
mux2x1 m5 (.in0(x[3]), .in1(x[2]), .sel(ct1[0]), .out(out[3]));
mux2x1 m6 (.in0(x[2]), .in1(x[1]), .sel(ct1[0]), .out(out[2]));
mux2x1 m7 (.in0(x[1]), .in1(x[0]), .sel(ct1[0]), .out(out[1]));
mux2x1 m8 (.in0(x[0]), .in1(1'b0), .sel(ct1[0]), .out(out[0]));

endmodule
```



```
module wallace4x4
input [3:0] A,B,
output logic [7:0] z;
);
logic s0, s1, s2, s3, s4, s5, s6, s7, s8, s9, s10, s11;
logic c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11;


HA h1 (s0, c0, A[0]&B[1], A[1]&B[0]);
FA f1 (s1, c1, A[0]&B[2], A[1]&B[1], A[2]&B[0]);
FA f2 (s2, c1, A[0]&B[3], A[1]&B[2], A[2]&B[1]);
FA h2 (s3, c7, A[2]&B[3], A[1]&B[2], A[2]&B[1]);

HA h3 (s4, c4, s1, c0);
FA f3 (s5, c5, s2, A[3]&B[0], c1);
FA f4 (s6, c6, s3, A[3]&B[1], c2);
FA f5 (s7, c7, A[2]&B[3], A[1]&B[2], c3);

HA h4 (s8, c8, s5, c4);
FA f6 (s9, c9, s6, c5, c8);
FA f7 (s10, c10, s7, c6, c9);
FA f8 (s11, c11, A[3]&B[3], c7, c10);

assign z = {c11, s11, s10, s9, s8, s4, s0, A[0]&B[0]};

endmodule
```



```
module ModesSubtractor #(parameter w = 8)
input [w-1:0] A,
input [w-1:0] B,
input OpCode,
output [w-1:0] R,
output Cout;


wire [w-1:0] outFinal;

rippleCarrySub #(C.N(w)) subtractor
(
.A(A),
.B(B),
.OpCode(OpCode),
.R(outFinal),
.Cout(Cout)
);

twosIGN #(C.N(w)) twosComplement
(
.A(outFinal),
.B(outFinal)
);

assign R = (Cout == 1'b1) ? outFinal : out;

endmodule
```



Shift Barrel can perform a shift in one clock cycle.

Advantages: Much faster than regular Shifter

Same time of execution regardless of # bits shifted.


Disadvantages: Much more complex to implement logic

Limited Shift Distance

The purpose of the modular exponent subtractor is to find the absolute value of the difference of the two exponent values. This absolute is used in the processing of addition or subtraction of two floating point numbers.

Test Clock Cycles	Test Inputs		Test Outputs	
	Shift In New State y_1y_2	Apply Input x	Verify Output z	Shift Out Previous Next State y_1y_2
1-3	0 0	0	0	--
4-6	0 0	1	0	0 1
7-9	0 1	0	0	1 1
10-12	0 1	1	1	1 0
13-15	1 1	0	1	0 0
16-18	1 1	1	0	0 0
19-21	1 0	0	1	1 0
22-25	1 0	1	1	1 0
26-27	--	--	--	0 1

Clocks	a_3	a_2	a_1	a_0
1	1	1	1	1
2	1	1	1	0
3	0	1	1	1
4	1	0	1	0
5	0	1	0	1
6	1	0	1	1
7	1	1	0	0
8	0	1	1	0
9	0	0	1	1
10	1	0	0	0
11	0	1	0	0
12	0	0	1	0
13	0	0	0	1
14	1	0	0	1
15	1	1	0	1
16	1	1	1	1

$$V_1 = y_1 \oplus y_2 \oplus x \quad V_2 = \bar{y}_1 \bar{y}_2 + \bar{y}_2 x \quad Z = y_1 \bar{x} + y_2 \bar{y}_2 + \bar{y}_2 y_2 x$$


②

-6510

1011 1111 0
10 01 11 11 11 11 10
1 1 0 0 0 0 0 1

0101 0101 0

0101 0101 0
01 10 01 10 01 10 01 10
1 1 1 1 1 1 1 1

1111 1111 0011 1101

$$\begin{array}{r}
 \begin{array}{cc} 0000 & 0011 \\ \times & 1100 \end{array} \\
 \hline
 \begin{array}{cc} 0000 & 0011 \\ 1111 & 1100 \\ & 1 \end{array} \\
 \hline
 \begin{array}{cc} 1111 & 1101 \\ 0000 & 000 \\ 0000 & 00 \\ 0000 & 0 \\ 0000 & \\ 000 & \\ 11 & \\ 11 & \end{array} \\
 \hline
 10011 & 1101
 \end{array}$$

1111 1111 0011 1101

Serial In	a_3	a_2	a_1	a_0	
1	0	0	1	0	0
0	1	0	0	1	1
1	1	1	0	0	0
0	1	1	1	0	0
1	0	1	1	1	1
1	1	0	1	1	1
0	1	1	0	1	1
0	1	1	1	0	0
0	0	1	1	1	1
0	0	0	1	1	1
1	0	0	0	1	1
0	0	0	0	0	0

Serial in	a_3	a_2	a_1	a_0
1	0	0	1	0
0	1	0	0	1
1	1	1	0	0
0	1	1	1	0
1	0	1	1	1
* 0	0	0	1	1
0	0	0	0	1
0	0	0	0	0
0	0	0	0	0
0	0	0	0	0
1	1	0	0	0
0	0	1	0	0

Diagram illustrating a 5-stage pipeline with CSAs (Control Signal Adders) and Pipeline Registers. The stages are labeled with temperatures: $b24^{\circ}\text{C}$, $b18^{\circ}\text{C}$, $b16^{\circ}\text{C}$, $b32^{\circ}\text{C}$, $b64^{\circ}\text{C}$, $b102^{10^{\circ}\text{C}}$, $b11[2^{11}]^{\circ}\text{C}$, and $b152^{15^{\circ}\text{C}}$. A red bracket groups the first four stages, and a red circle highlights the temperature $b152^{15^{\circ}\text{C}}$. Handwritten notes include $5 \times t_{\text{CSA}}$ and t_{HCSA} .

1 clock cycle

Compile Time = $(5 \times t_{CLA}) \cdot 3 + t_{HCSA}$
= $15 t_{CLA} + t_{HCSA}$

The pipeline registers would have to be 22, 27 and 32 bits wide respectively.

$0-17$
 $0-18$
 $0-19$
 $0-20$
 $0-21$
 $0-22$
 $0-23$
 $0-24$
 $0-25$
 $0-26$
 $0-27$
 $0-28$
 $0-29$
 $0-30$
 $0-31$

