$\begin{array}{cccc} CLA4 \ carry & CLA \ Equations \\ c_0 = c_{in} & S = A \oplus B \oplus C_{in} \\ c_1 = p_0c_0 + g_0 & C_{out} = a'bc_{in} + b'ac_{in} + abc_{in}' + abc_{in} \\ c_2 = p_1c_1 + g_1 & = (a'b + ab')c_{in} + ab(c_{in} + c_{in}') \\ c_3 = p_2c_2 + g_2 & = (a \oplus b)c_{in} + ab \\ c_4 = p_3c_3 + g_3 & = pc_{in} + g \\ p = a \oplus b \\ g = ab \\ \end{array}$

```
Clock Ladder
Input Clock Frequency = F_{CLK}
F_{y0} = \frac{f c l k}{2}
F_{y1} = \frac{f c l k}{4}
F_{y2} = \frac{f c l k}{8}
F_{y3} = \frac{f c l k}{16}
F_{y3} = \frac{f c l k}{16}
```

Sync a clock to an async input like a switch can lead to multiple reads per clock pulse, or unpredictable behavior by the switch. Solutions:

- Slow the clock speed to control unit
- Add transition states
- Use edge detection on switch

Overflow creates the wrong sign bit.

- 1. When adding two (+) numbers that yield a (-) number
- 2. When adding two (-) numbers that yield a (+) number

A3 B3 C3 A2 B2 C2 A1 B1 C1 A0 B0 C0

TFA FA FA FA FA A2

2tg

4tg

Sum5 Sum4 Sum3 Sum2 Sum1 Sum0

12tg

module Register #(parameter N=4)

(input LOAD, CLR,
 input [N-1:0] ABCD,
 output logic [N-1:0] Q
);

always_ff @ (posedge LOAD, negedge CLR) begin
 if(CLR == 1'b0) Q <= 0;
 else
 if(LOAD == 1'b1) Q <= ABCD;
end
endmodule</pre>

to button is outputted, along was signal that tell whether code is ready.

For 4 chained CLAs $\label{eq:AddTime} \mbox{Add Time} = 4t_{\rm g} + 4t_{\rm g} + 4t_{\rm g} + 4t_{\rm g}$

One CLA4: takes 1t_g to compute propagate and generate; takes 2t_g to compute C_{out} (2 logic gates needed); and computing sum takes 1t_g.

1 02/4/100 11110 418

$$[50MHz \to 5 Hz] = \left[\frac{50*10^6}{1000} = 50,000 Hz\right] \to \left[\frac{50,000}{100} = 500 Hz\right] \to \left[\frac{500}{10} = 50 Hz\right] \to \left[\frac{50}{10} = 5 Hz\right]$$

In a 4x4 keypad scanning algo. Upon pressing any of the buttons on a given row, this one will

send a signal to the Keypad Scanner & Encoder. Then columns are scanned. Having both the

row and column, the specific button that was pressed can be determined. Code corresponding

- * Data Arrival Time (DAT): the time it takes for the data to arrive at the destination register input.
 - Max
 - Min
- * Clock Arrival Time (Tclk): the time it takes for the clock to arrive at the destination register
 - Max
 - Min
- * Data Required Time (setup) = Clock Arrival Time Setup Time
 - Max
 - Min
- * Data Required Time (hold): = Clock Arrival Time + Hold Time
 - Max
 - Min
- * Setup slack = clock period + minimum data required time max data arrival time Dependent on frequency!
- * **Hold slack** = minimum data arrival time max data required time NOT dependent on frequency!
- * Max clock frequency

```
new period = clock period + |setup slack| T_{\rm MIN} = {\rm DAT_{MAX}} + {\rm Setup} \ {\rm Time} - {\rm Tclk_{MIN}} F_{\rm MAX} = \frac{1}{r_{min}}
```

* If setup slack < 0, then logic design is rather slow. Fix by increasing the period, or, in other words, decreasing frequency.

```
module CLK_ladder #(parameter N=4)
(
    input CLK, CLR,
    output logic [N-1:0] ladder
)
    always_ff @(posedge CLK, negedge CLR) begin
    if(CLR == 1'b0)
        ladder <= 0;
    else
        ladder <= ladder + 1'b1;
    end
endmodule</pre>
```

```
module Neg_EdgeDetect
(
    input IN, CLK,
    output logic OUT
)
    logic IN_delay
    always_ff @(negedge CLK)
        IN_delay <= in;
    assign out = ~IN & IN_delay
endmodule</pre>
```


H = AC + AB+ AB + OC + CD

Multiplexed displays Advantages:

- fewer pin assignments required
- Simpler and shorter code
- easier to implement
- separate Anodes as supposed to single
- less wiring than non-multiplexed
- more efficient

Disadvantages:

- clock rate for cycling thru digits must be set, otherwise flickering
- dimmer than non-multiplexed displays



For an n-bit ripple carry adder, the add time is 2*n*tg

```
module RCAddSubReg
(
input AddSub,
input clock,
input [3:0] A, B,
output [3:0] S_out,
output Cout
);
logic [3:0] reg_A,reg_B,reg_S;
logic reg_C;
logic [4:0] C;
logic [3:0] S;
assign C[0] = AddSub;
assign C[0] = AddSub;
assign Cout = reg_C;
assign S_out = reg_S;
always_ff @(negedge clock) begin
reg_A <= A; reg_B <= B;  //load input registers
reg_S <= S; reg_C <= C[4];  //load output registers
end

FAbehavSv s0 (reg_A[0], AddSubAreg_B[0], C[0], S[0], C[1]);
FAbehavSv s2 (reg_A[1], AddSubAreg_B[2], C[2], S[2], C[3]);
FAbehavSv s3 (reg_A[3], AddSubAreg_B[3], C[3], S[3], C[4]);
endmodule
```

```
module CirBuff
(
  input CLK, CLR,
  output logic [15:0] data2disp,
  output logic [0:63] msg_out
);

parameter msg = 64'h0123456789ABCDEF;
  always_ff @(negedge| CLK, negedge CLR) begin
  if(CLR == 1 b0)
    msg_out <= message;
  else begin
    msg_out [0:59] <= msg_out [4:63];
    msg_out [60:63] <= msg_out [0:3];
  end
  end
  assign data2disp = msg_out [0:15];
endmodule</pre>
```