

Name: _____Servando_Olvera_____ ID# _____1001909287_____

Date Submitted: _____02-06-2024_____ Time Submitted _____9:00_pm_____

CSE 3341 Digital Logic Design II

CSE 5357 Advanced Digital Logic Design

Spring Semester 2024

Lab 2 –Multiplexed Seven-Segment Displays

Due Date – February 6, 2024, 11:59 PM

Submit on Canvas Assignments

DESIGN REQUIREMENTS

Design a decoder/controller for the *HexBoard* four-digit multiplexed seven segment display. Capture your design using SystemVerilog. Realize your design on the DE10-Lite + HexBoard devices found in your ADL Lab Kit. In Part A, you will test your decoder/controller by displaying, in hexadecimal, the output of a 16-bit binary counter as shown in Figure 1. In Part B, you will use the *HexBoard* to display a crawling message. This can be realized by replacing the 16-bit counter with a circular buffer as shown in Figure 2.

- SystemVerilog must be used for coding the solutions.
- Structured design must be used and documented by a hierarchy diagram.
- Code must be commented.

Part A – Multiplexed seven-segment decoder/controller


1. Design and implement the circuit in Figure 1.
2. Demonstrate that the counter counts and displays properly from 0000 to FFFF and repeats.
3. Demonstrate that the On/Off and Reset features work.
4. Mathematically derive the count rate and mux rate for the clock ladder settings in Figure 1.
5. Add a feature that allows the mux rate to be controlled from the DE10-Lite+HexBoard switches and pushbuttons.
6. Experimentally determine the slowest mux rate that does not produce flicker on the display.
7. Does speeding up the mux rate from this minimum improve the display?

Part B – Crawling message display


1. Design and implement the circuit in Figure 2.
2. Demonstrate that it can continuously display the message *0123456789AbCdEF* in hex.
3. Increase the crawl rate by a factor of 4 and observe the effect on the display.
4. Reprogram your circular buffer to display the message HELLO 2 YOU.

HIRERARCHY DIAGRAMS

Part A



Part B



SYSTEM-VERILOG CODE

Part A Top Module

```
1 module Lab2
2 (
3     input CLK, ON_OFF, CLEAR, Sw3, Sw2, Sw1, Sw0,
4     output [0:6] HEX,
5     output [3:0] CAT
6 );
7
8     logic clock_out, clk190, clk25, clk3, clk1, chosen_clock; // Hold slower clocks
9     logic [15:0] counter; // 16-bit binary counter
10
11
12     onoffToggle toggle // Start/Stop button
13 (
14     .onOff(ON_OFF),
15     .IN(CLK),
16     .OUT(clock_out)
17 );
18
19     logic slowest_clk_possible;
20
21     clockLadder Ladder // Clock ladder based on 50 MHz clock
22 (
23     .CLK(clock_out),
24     .CLEAR(CLEAR),
25     .clk190(clk190), // 190 hz
26     .clk25(clk25), // 25 Hz
27     .clk3(clk3), // 3 Hz
28     .clk1(clk1), // 1 Hz
29     .clk_slowest(slowest_clk_possible) // 130 Hz with noticeable flickering
30 ); // Above 130 Hz screen improves
31
32
33     speeds diffFreq // Based on Switch-input, a clock rate will be chosen
34 (
35     .Sw3(Sw3),
36     .Sw2(Sw2),
37     .Sw1(Sw1),
38     .Sw0(Sw0),
39     .clk190(clk190),
40     .clk25(clk25),
41     .clk3(clk3),
42     .clk1(clk1),
43     .clk_slowest(slowest_clk_possible),
44     .SPEED(chosen_clock)
45 );
46
47
48     binaryCounter16Bit Count // 16-bit counter Module
49 (
50     .clock(clk1),
51     .CLEAR(CLEAR),
52     .out(counter)
53 );
54
55
56     MUX Mux_decoder // Multiplexer and decoder module
57 ( // MUX Rate
58     .clk190(chosen_clock),
59     .CLEAR(CLEAR),
60     .D0(counter [3:0]),
61     .D1(counter [7:4]),
62     .D2(counter [11:8]),
63     .D3(counter [15:12]),
64     .CAT(CAT),
65     .HEX(HEX)
66 );
67
68 endmodule
```

Part B Top Module

```

1  module Lab2_B
2  (
3      input CLK, ON_OFF, CLEAR, SW3, SW2, SW1, SW0, SW9,
4      output [0:6] HEX,
5      output [3:0] CAT
6  );
7
8      logic clock_out, clk190, clk4, clk1;           // Hold slower clocks
9      logic [15:0] counter;                         // Hold numbs or message
10
11
12      onoffToggle toggle                            // Start/Stop button
13      (
14          .onoff(ON_OFF),
15          .IN(CLK),
16          .OUT(clock_out)
17      );
18
19      logic slowest_clk_possible;
20
21      clockLadder Ladder                            // clock ladder based on 50 MHz clock
22      (
23          .CLK(clock_out),
24          .CLEAR(CLEAR),
25          .clk190(clk190),
26          .clk3(clk4),
27          .clk1(clk1),
28      );
29
30      logic chosen_clock;
31
32      speeds diffFreq                                // Based on Switch-input, a clock rate will be regular or 4x faster
33      (
34          .SW0(SW0),
35          .clk4(clk4),
36          .clk1(clk1),
37          .SPEED(chosen_clock)
38      );
39
40
41      crawlNumbs CralingThings                       // Circular Buffer
42      (
43          .Clock(chosen_clock),
44          .CLEAR(CLEAR),
45          .out(counter)
46      );
47
48
49      MUX Mux_decoder                               // Multiplexer and decoder module
50      (
51          .clk190(clk190),
52          .CLEAR(CLEAR),
53          .MODE(SW9),
54          .D0(counter[3:0]),
55          .D1(counter[7:4]),
56          .D2(counter[11:8]),
57          .D3(counter[15:12]),
58          .CAT(CAT),
59          .HEX(HEX)
60      );
61
62
63  endmodule
64

```

ON & OFF Toggle Module

```

1  module OnOffToggle
2  (
3      input OnOff, IN,
4      output OUT
5  );
6      logic state, nextstate;
7
8      parameter ON = 1'b1, OFF = 1'b0;
9
10     always @ (negedge OnOff)
11         state <= nextstate;
12
13     always @ (state)
14     case(state)
15         OFF: nextstate = ON;
16         ON: nextstate = OFF;
17     endcase
18
19     assign OUT = state*IN;
20
21 endmodule

```

Clock Ladder Module [Part A]

```
1 // Need four clocks at different frequencies
2 // Four instantiations of dividideXN
3
4 module clockLadder
5 (
6     input CLK, CLEAR,
7     output logic clk190, clk25, clk3, clk1, clk_slowest
8 );
9
10 divideXN #(263158,32) clock190 // 190 Hz clock
11 ( // 50e6 / 190 = 263158
12     .CLK(CLK),
13     .CLEAR(CLEAR),
14     .OUT(clk190)
15 );
16
17 divideXN #(2000000,32) clock25 // 25 Hz clock
18 ( // 50e6 / 25 = 2000000
19     .CLK(CLK),
20     .CLEAR(CLEAR),
21     .OUT(clk25)
22 );
23
24 divideXN #(16666667,32) clock3 // 3 Hz clock
25 ( // 50e6 / 3 = 16666667
26     .CLK(CLK),
27     .CLEAR(CLEAR),
28     .OUT(clk3)
29 );
30
31 divideXN #(50000000,32) clock1 // 1 Hz clock = 50000000
32 (
33     .CLK(CLK),
34     .CLEAR(CLEAR),
35     .OUT(clk1)
36 );
37
38 divideXN #(384616,32) slowest // 130 Hz
39 ( // Slowest with no flickering on HEX disp
40     .CLK(CLK),
41     .CLEAR(CLEAR),
42     .OUT(clk_slowest)
43 );
44
45
46 endmodule
```

Clock Ladder Module [Part B]

```
1 // Need four clocks at different frequencies
2 // Four instantiations of dividideXN
3
4 module clockLadder
5 (
6     input CLK, CLEAR,
7     output logic clk190, clk25, clk3, clk1, clk_slowest
8 );
9
10 divideXN #(263158,32) clock190 // 190 Hz clock
11 ( // 50e6 / 190 = 263158
12     .CLK(CLK),
13     .CLEAR(CLEAR),
14     .OUT(clk190)
15 );
16
17 // divideXN #(2000000,32) clock25 // 25 Hz clock
18 // ( // 50e6 / 25 = 2000000
19 //     .CLK(CLK),
20 //     .CLEAR(CLEAR),
21 //     .OUT(clk25)
22 // );
23
24 divideXN #(1250000,32) clock3 // 4 Hz clock
25 ( // 50e6 / 4 = 12500000
26     .CLK(CLK),
27     .CLEAR(CLEAR),
28     .OUT(clk3)
29 );
30
31 divideXN #(50000000,32) clock1 // 1 Hz clock = 50000000
32 (
33     .CLK(CLK),
34     .CLEAR(CLEAR),
35     .OUT(clk1)
36 );
37
38 // divideXN #(384616,32) slowest // 130 Hz
39 // ( // Slowest with no flickering on HEX disp
40 //     .CLK(CLK),
41 //     .CLEAR(CLEAR),
42 //     .OUT(clk_slowest)
43 // );
44
45
46 endmodule
```

Clock Rates Module

```
1 module speeds
2   (
3     input SW3, SW2, SW1, SW0,
4     input clk190, clk25, clk3, clk1, clk_slowest,
5     output logic SPEED
6   );
7
8   // clk_slowest --> Shows little flickering on hex display
9
10  // Base on which switch is high
11  // Chose a clock from clockLadder
12
13  always_comb
14  case ({SW3, SW2, SW1, SW0})
15    4'b0001: SPEED = clk1;
16    4'b0010: SPEED = clk3;
17    4'b0100: SPEED = clk25;
18    4'b1000: SPEED = clk_slowest;
19    default: SPEED = clk190;
20  endcase
21 endmodule
```

16-bit Binary Counter Module [Part A]

```
1 module binaryCounter16Bit
2   (
3     input Clock, CLEAR,
4     output logic [15:0] out
5   );
6
7   logic [15:0] counter = 16'b0;
8
9   always_ff @(negedge Clock, negedge CLEAR) begin
10     if(CLEAR == 1'b0)
11       counter <= 16'b0; // If clear is set, zero out counter
12     else begin
13       counter <= counter + 16'b1; // Else increase 16-bit binary counter by 1
14     end
15   end
16
17   assign out = counter; // Output value on counter
18
19 endmodule
```

Circular Buffer Module [Part B]

```
1 // display 0123456789AbcDEF
2 // And also HELLO 2 YOU
3
4 module CrawlNumbs
5   (
6     input Clock, CLEAR,
7     output logic [15:0] out
8   );
9   logic [15:0] counter = 16'b0; // Store Numbs or Message
10  logic [3:0] scnd_count = 4'b0; // Second counter
11
12  always_ff @(negedge Clock, negedge CLEAR) begin
13    if(CLEAR == 1'b0) begin
14      counter <= 16'b0;
15      scnd_count <= 4'b0;
16    end else begin
17      counter = counter << 4; // Shift original counter 4 bits left
18      scnd_count = scnd_count + 4'b1; // Increase second counter
19      counter = counter + scnd_count; // Add counter and second counter
20    end
21  end
22
23  assign out = counter; // Output value on counter
24
25 endmodule
```

MUX Module

```
1 module MUX
2   (
3     input clk190, CLEAR, MODE,
4     input [3:0] D0, D1, D2, D3,
5     output logic [3:0] CAT,
6     output logic [0:6] HEX
7   );
8
9     logic [1:0] RA;          // Digit in-code
10    logic [3:0] out;         // Active Digit on Hex Display
11
12
13    four2one decoder         // Four to one module
14    (
15      .A(RA),
16      .D0(D0),
17      .D1(D1),
18      .D2(D2),
19      .D3(D3),
20      .OUTPUT(out)
21    );
22
23    FSM digit                 // Finite State Machine
24    (                         // Actively updates HEX digit
25      .CLK(clk190),
26      .CLEAR(CLEAR),
27      .SEL(RA),
28      .CAT(CAT)
29    );
30
31
32    binary2seven Hex         // Display Numbers
33    (                         // Does Crawling nubers/message
34      .BIN(out),             // baseon on switch input if needed
35      .MODE(MODE),
36      .SEV(HEX)
37    );
38
39
40 endmodule
```

Four To One Module

```
1 module four2one
2   (
3     input [1:0] A,
4     input [3:0] D0, D1, D2, D3,
5     output logic [3:0] OUTPUT
6   );
7
8     always_comb
9     case({A})
10      2'b00: OUTPUT = D0; // 1st digit
11      2'b01: OUTPUT = D1; // 2nd digit
12      2'b10: OUTPUT = D2; // 3rd digit
13      2'b11: OUTPUT = D3; // 4th digit
14    endcase
15
16 endmodule
```


Finite State Machine Module

```

1  // SEL represents the current state
2  // CAT represents the active digit on the HEX display
3
4  module FSM
5  (
6      input CLK, CLEAR,
7      output logic [1:0] SEL,
8      output logic [3:0] CAT
9  );
10     logic [1:0] state, nextstate;
11
12     always @ (negedge CLK, negedge CLEAR)
13         if (CLEAR == 0) state <= 2'b0; else state <= nextstate;
14
15     always @ (state)
16     case ({state})
17         2'b00: begin nextstate = 2'b01; SEL = 2'b00; CAT = 4'b1000; end // 1st digit
18         2'b01: begin nextstate = 2'b10; SEL = 2'b01; CAT = 4'b0100; end // 2nd digit
19         2'b10: begin nextstate = 2'b11; SEL = 2'b10; CAT = 4'b0010; end // 3rd digit
20         2'b11: begin nextstate = 2'b00; SEL = 2'b11; CAT = 4'b0001; end // 4th digit
21     endcase
22 endmodule
23

```




















Binary To 7-Hex & To Message Decoder

```

1  // New HEX display is active-high!!!!!!
2  // Same as active low, but flip all 1s and 0s
3
4  module binary2seven
5  (
6      input [3:0] BIN, MODE,
7      output logic [0:6] SEV
8  );
9
10     always_comb
11     if (MODE == 1'b0) begin
12         case ({BIN[3:0]})
13             4'b0000: {SEV[0:6]} = 7'b1111110; //0
14             4'b0001: {SEV[0:6]} = 7'b0110000; //1
15             4'b0010: {SEV[0:6]} = 7'b1101101; //2
16             4'b0011: {SEV[0:6]} = 7'b1111001; //3
17             4'b0100: {SEV[0:6]} = 7'b0110011; //4
18             4'b0101: {SEV[0:6]} = 7'b1011011; //5
19             4'b0110: {SEV[0:6]} = 7'b1011111; //6
20             4'b0111: {SEV[0:6]} = 7'b1110000; //7
21             4'b1000: {SEV[0:6]} = 7'b1111111; //8
22             4'b1001: {SEV[0:6]} = 7'b1110011; //9
23             4'b1010: {SEV[0:6]} = 7'b1110111; //A
24             4'b1011: {SEV[0:6]} = 7'b0011111; //b
25             4'b1100: {SEV[0:6]} = 7'b1001110; //C
26             4'b1101: {SEV[0:6]} = 7'b0111101; //d
27             4'b1110: {SEV[0:6]} = 7'b1001111; //E
28             4'b1111: {SEV[0:6]} = 7'b1000111; //F
29         endcase
30     end else begin
31         case ({BIN[3:0]}) //ABCDEFGH
32             4'b0000: {SEV[0:6]} = 7'b0000000; //
33             4'b0001: {SEV[0:6]} = 7'b0110111; // H
34             4'b0010: {SEV[0:6]} = 7'b1001111; // E
35             4'b0011: {SEV[0:6]} = 7'b0001110; // L
36             4'b0100: {SEV[0:6]} = 7'b0001110; // L
37             4'b0101: {SEV[0:6]} = 7'b1111110; // O
38             4'b0110: {SEV[0:6]} = 7'b0000000; //
39             4'b0111: {SEV[0:6]} = 7'b1101101; // 2
40             4'b1000: {SEV[0:6]} = 7'b0000000; //
41             4'b1001: {SEV[0:6]} = 7'b0110011; // Y
42             4'b1010: {SEV[0:6]} = 7'b1111110; // O
43             4'b1011: {SEV[0:6]} = 7'b0111110; // U
44             default: {SEV[0:6]} = 7'b0000000; //
45         endcase
46     end
47 endmodule

```

PIN ASSIGNMENTS

	tatu	From	To	Assignment Name	Value	Enabled
1	<input checked="" type="checkbox"/>		 CLK	Location	PIN_P11	Yes
2	<input checked="" type="checkbox"/>		 ON_OFF	Location	PIN_A7	Yes
3	<input checked="" type="checkbox"/>		 CLEAR	Location	PIN_B8	Yes
4	<input checked="" type="checkbox"/>		 CAT[1]	Location	PIN_AA19	Yes
5	<input checked="" type="checkbox"/>		 CAT[2]	Location	PIN_Y19	Yes
6	<input checked="" type="checkbox"/>		 CAT[3]	Location	PIN_AB20	Yes
7	<input checked="" type="checkbox"/>		 HEX[0]	Location	PIN_AA12	Yes
8	<input checked="" type="checkbox"/>		 HEX[1]	Location	PIN_AA11	Yes
9	<input checked="" type="checkbox"/>		 HEX[2]	Location	PIN_Y10	Yes
10	<input checked="" type="checkbox"/>		 HEX[3]	Location	PIN_AB9	Yes
11	<input checked="" type="checkbox"/>		 HEX[4]	Location	PIN_AB8	Yes
12	<input checked="" type="checkbox"/>		 HEX[5]	Location	PIN_AB7	Yes
13	<input checked="" type="checkbox"/>		 HEX[6]	Location	PIN_AB17	Yes
14	<input checked="" type="checkbox"/>		 CAT[0]	Location	PIN_AB19	Yes
15	<input checked="" type="checkbox"/>		 SW1	Location	PIN_C11	Yes
16	<input checked="" type="checkbox"/>		 SW2	Location	PIN_D12	Yes
17	<input checked="" type="checkbox"/>		 SW0	Location	PIN_C10	Yes
18	<input type="checkbox"/>		 SW9	Location	PIN_F15	Yes
19	<input checked="" type="checkbox"/>		 SW3	Location	PIN_C12	Yes

SW9 is for part B (I implemented A & B similarly)

DEMOED IN PERSON

Demoed on 02/05/2024

To: TA (Madison)