

### **Description**

SN3218 is comprised of 18 constant current channels each with independent PWM control, designed for driving LEDs. The output current of each channel can be set at up to 23mA (Max.) by an external resistor. The average LED current of each channel can be changed in 256 steps by changing the PWM duty cycle through an I2C interface.

The chip can be turned off by pulling the SDB pin low or by using the software shutdown feature to reduce power consumption. The slave address is fixed "1010 1000".

SN3218 is available in QFN-24 (4mm  $\times$  4mm). It operates from 2.7V to 5.5V over the temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.

# 18 Channel LED Driver

#### **Features**

- 2.7V to 5.5V supply
- I2C interface, automatic address increment function
- Internal reset register
- Modulate LED brightness with 256 steps PWM
- Each channel can be controlled independently
- -40°C to +85°C temperature range
- QFN-24 (4mm × 4mm) package

## **Applications**

- Mobile phones and other hand-held devices for LED display
- LED in home appliances

# **Typical Application Circuit**





Figure 1 Typical application circuit

Jul. 2010 P0.1 1 SI-EN Technology

# **Pin Configuration**



# **Pin Description**

No.	Pin	I/O	Description
1	OUT18	O	Output channel for LEDs.
2	R_EXT	Ι	Input terminal used to connect an external resistor. This regulates the output current.
3	VDD	-	Power supply.
4	GND	-	Ground.
5	SDA	I/O	I2C serial data.
6	SCL	I	I2C serial clock.
7~23	OUT1 ~ OUT17	О	Output channel for LEDs.
24	SDB	I	Shutdown the chip when pulled low.
	Thermal Pad	_	Connect to GND.

# **Ordering Information**

Order Number	Package Type	QTY/Reel	Operating Temperature Range
SN3218I424E	QFN-24	2500	-40°C ~ +85°C

# **Absolute Maximum Ratings**

Supply voltage, V <sub>DD</sub>	$-0.3V \sim 6.0V$
Voltage at SCL, SDA, SDB	$-0.3V \sim V_{DD} + 0.3V$
Voltage at OUT1 to OUT18	+5V
Operating temperature range	$-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$
Storage temperature range	$-55^{\circ}\text{C} \sim +150^{\circ}\text{C}$
Thermal resistance, $\theta_{JA}$ (QFN-24)	30°C/W
ESD HBM	4kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ ,  $V_{DD} = 2.7\text{V} \sim 5.5\text{V}$ , unless otherwise noted. Typical values are  $T_A = 25^{\circ}\text{C}$ ,  $V_{DD} = 3.6\text{V}$ .

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$V_{ m DD}$	Supply voltage		2.7		5.5	V
$I_{MAX}$	Maximum output current of each channel	$V_{OUT} = 0.6V$ , $R_{EXT} = 3.3k\Omega$ (Note 1)		23		mA
$I_{DD}$	Quiescent power supply current	$R_{EXT} = 3.3k\Omega$		5.25		mA
$I_{SD}$	Shutdown current	$V_{SDB} = 0V$ or software shutdown		3.1		μΑ
$I_{OZ}$	Output leakage current	$V_{SDB} = 0V$ or software shutdown, $V_{OUT} = 5V$			1	μΑ
V <sub>EXT</sub>	Output voltage of R-EXT pin			1.3		V
Logic Elec	trical Characteristics (SDA, SCL	, SDB)				
$V_{\mathrm{IL}}$	Logic "0" input voltage	$V_{DD} = 2.7V$			0.4	V
$V_{\mathrm{IH}}$	Logic "1" input voltage	$V_{DD} = 5.5V$	1.4			V
$I_{\mathrm{IL}}$	Logic "0" input current			5 (Note 2)		nA
$ m I_{IH}$	Logic "1" input current			5 ( <i>Note 2</i> )		nA

# **Digital Input Switching Characteristics** (Note 2)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
$f_{\mathrm{SCL}}$	Serial-Clock frequency				400	kHz
$t_{ m BUF}$	Bus free time between a STOP and a START condition		1.3			μs
$t_{HD, STA}$	Hold time (repeated) START condition		0.6			μs
$t_{ m SU,STA}$	Repeated START condition setup time		0.6			μs
$t_{\rm SU,STO}$	STOP condition setup time		0.6			μs
$t_{HD, DAT}$	Data hold time				0.9	μs
$t_{\rm SU,DAT}$	Data setup time		100			ns
$t_{ m LOW}$	SCL clock low period		1.3			μs
$t_{HIGH}$	SCL clock high period		0.7			μs
$t_R$	Rise time of both SDA and SCL signals, receiving	(Note 3)		20+0.1Cb	300	ns
$t_{\mathrm{F}}$	Fall time of both SDA and SCL signals, receiving	(Note 3)		20+0.1Cb	300	ns

Note 1: The recommended minimum value of  $R_{EXT}$  is 3.3k $\Omega$ , or it may cause a large current.

Note 3: Cb = total capacitance of one bus line in pF.  $I_{SINK} \le 6mA$ .  $t_R$  and  $t_F$  measured between  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .

Note 2: Guaranteed by design.

# **Detailed Description**

#### **I2C** Interface

The SN3218 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The SN3218's slave address is "1010 1000". It only supports write operations.

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically  $4.7k\Omega$ ). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the microcontroller and the slave is the SN3218.

The timing diagram for the I2C is shown in Figure 2. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the SN3218's acknowledge. The master releases the SDA line high (through a pull-up resistor).

Then the master sends an SCL pulse. If the SN3218 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of SN3218, the register address byte is sent, most significant bit first. SN3218 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the SN3218 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

#### **Address Auto Increment**

To write multiple bytes of data into SN3218, load the address of the data register that the first data byte is intended for. During the SN3218 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to SN3218 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to SN3218 (Figure 5).




Figure 2 Interface timing




Figure 3 Bit transfer




Figure 4 Writing to SN3218(Typical)

by by SN3218 Master




Figure 5 Writing to SN3218(Automatic address increment)

by SN3218 Data n Byte

(Write in Register m+n-1)

Data (n-1) Byte

(Write in Register m+n-2)

### **Registers Definitions**

**Table 1 Register Function** 

Address	Name	Function	Table	Default
00h	Shutdown Register	Set software shutdown mode of SN3218	2	
01h~12h	PWM Register	18 channels PWM duty cycle data register	3	
13h	LED Control Register1	Channel 1 to 6 enable bit	4	0000 0000
14h	LED Control Register2	Channel 7 to 12 enable bit	5	
15h	LED Control Register3	Channel 13 to 18 enable bit	6	
16h	Update Register	Load PWM Register and LED Control Register's data	-	xxxx xxxx
17h	Reset Register	Reset all registers into default	-	

Table 2 00h Shutdown Register

Bit	D7:D1	D0
Name	Reserved	SSD
Default	000000	0

by SN3218

The Shutdown Register sets software shutdown mode of SN3218.

SSD Software Shutdown Enable O Software shutdown mode

1 Normal operation

Table 3 01h~12h PWM Register(OUT1~OUT18)

	g \
Bit	D7:D0
Name	PWM
Default	0000 0000

The PWM Registers adjusts LED luminous intensity in 256 steps.

The value of a channel's PWM Register decides the average output current for each output, OUT1~OUT18.

The average output current may be computed using the Formula (1):

$$I_{OUT} = \frac{I_{MAX}}{256} \cdot \sum_{n=0}^{7} D[n] \cdot 2^{n}$$
 (1)

Where "n" indicates the bit location in the respective PWM register.

For example: D7:D0 = 10110101,

$$I_{OUT} = I_{MAX} (2^0 + 2^2 + 2^4 + 2^5 + 2^7)/256$$

See Formula (2) in Page 9 to calculate the I<sub>MAX</sub>.

Table 4 13h LED Control Register1(OUT1~OUT6)

Bit	D7:D6	D5:D0
Name	Reserved	OUT6:OUT1
Default	00	000000

Table 5 14h LED Control Register2(OUT7~OUT12)

Bit	D7:D6	D5:D0
Name	Reserved	OUT12:OUT7
Default	00	000000

Table 6 15h LED Control Register3(OUT13~OUT18)

Bit	D7:D6	D5:D0
Name	Reserved	OUT18:OUT13
Default	00	000000

The LED Control Registers store the on or off state of each column LED.

<b>OUT</b> x	LED State
0	LED off
1	LED on

#### 16h PWM Update Register

The data sent to the PWM Registers and the LED Control Registers will be stored in temporary registers. A write operation of any 8-bit value to the Update Register is required to update the registers (01h~15h).

## 17h Reset Register

Once user writes any 8-bit data to the Reset Register, SN3218 will reset all registers to default value. On initial power-up, the SN3218 registers are reset to their default values for a blank display.

# **Typical Application**

#### **PWM Control**

The PWM Registers (01h~12h) can modulate LED brightness of 18 channels with 256 steps. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

#### $\mathbf{R}_{\mathbf{EXT}}$

The maximum output current of OUT1 $\sim$ OUT18 can be adjusted by the external resistor,  $R_{EXT}$ , as described in Formula (2).

$$I_{MAX} = x \cdot \frac{V_{EXT}}{R_{EXT}} \tag{2}$$

x = 58.5,  $V_{OUT} = 0.6V$ ,  $V_{EXT} = 1.3V$ .

The recommended minimum value of  $R_{EXT}$  is  $3.3k\Omega$ .

#### **Gamma Correction**

In order to perform a better visual LED breathing effect we recommend using a gamma corrected PWM value to set the LED intensity. This results in a reduced number of steps for the LED intensity setting, but causes the change in intensity to appear more linear to the human eye.

Gamma correction, also known as gamma compression or encoding, is used to encode linear luminance to match the non-linear characteristics of display. Since the SN3218 can modulate the brightness of the LEDs with 256 steps, a gamma correction function can be applied when computing each subsequent LED intensity setting such that the changes in brightness matches the human eye's brightness curve.

Table 7 32 gamma steps with 256 PWM steps

C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	4	6	10	13	18
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
22	28	33	39	46	53	61	69
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
						1 1	




Figure 6 Gamma correction(32 steps)

Choosing more gamma steps provides for a more continuous looking breathing effect. This is useful for very long breathing cycles. The recommended configuration is defined by the breath cycle T. When T=1s, choose 32 gamma steps, when T=2s, choose 64 gamma steps. The user must decide the final number of gamma steps not only by the LED itself, but also based on the visual performance of the finished product.




Figure 7 Gamma correction(64 steps)

#### Shutdown Mode

Shutdown mode can either be used as a means of reducing power consumption or generating a flashing display (repeatedly entering and leaving shutdown mode). During shutdown mode all registers retain their data.

#### Software Shutdown

By setting SSD bit of the Configuration Register (00h) to "0", the SN3218 will operate in software shutdown mode, wherein they consume only  $3.1\mu A$  (typ.) current. When the SN3218 is in software shutdown mode, all current sources are switched off.

#### Hardware Shutdown

The chip enters hardware shutdown mode when the SDB pin is pulled low.

# **Classification Reflow Profiles**

Profile Feature	Pb-Free Assembly		
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds		
Average ramp-up rate (Tsmax to Tp)	3°C/second max.		
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds		
Peak package body temperature (Tp)*	Max 260°C		
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds		
Average ramp-down rate (Tp to Tsmax)	6°C/second max.		
Time 25°C to peak temperature	8 minutes max.		





Figure 8 Classification profile

# **Tape and Reel Information**



```
NOTES:[技术要求]:

1.CARRIER TAPE COLOR: BLACK[载带颜色为黑色]

2.COVER TAPE WIDTH: 9.5040.10 [配容9.5±0.10宽盖带]

3.COVER TAPE WIDTH: 9.5040.10 [配容9.5±0.10宽盖带]

4. ANTISTATIC COATED 10°~10¹ OHMS/80.[单位面积表面阻抗为10 ⁵0 /□~10¹ b /□ ]

5.10 $PROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20MAX.

[10 ↑传送定位孔间距果彩公差0.20MAI.]

6.8UPPLIER: 3M (供应商3U]

7.MOLD# 18078*(4×4×0.75/0.85) [载带规格1978*(4×4×0.75/0.85)]

8.ALL DIMS IN mm.[所有单位为mm]

9.BAN TO USE THE LEVEL 1 ENVIRONMENT-RELATED SUBSTANCES OF JCET PRESCRIBING.


[禁止使用长电料技规定的一级环境管理物质]

10.THE DERECTION OF VIEW: □ ◆ ○ [视图方向:□ ◆]

11.$PECIAL FOR CUSTOMER SI-EN [砂思客户专用]
```

# **Package Information**

# QFN-24



#### **IMPORTANT NOTICE**

SI-EN Technology cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a SI-EN Technology product. SI-EN Technology reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its specifications, products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.