

#### COMPUTER ORGANIZATION AND DESIGN




The Hardware/Software Interface


# **Chapter 4**

# Pipeline Datapath & Control

# **Pipelined Datapath**




# **Pipelined Control (Simplified)**






## **Pipelined Control**

- Control signals derived from instruction
  - As in single-cycle implementation





# **Pipelined Control**





### Stalls and Performance

#### **The BIG Picture**

- Stalls reduce performance
  - But are required to get correct results
- Compiler can arrange code to avoid hazards and stalls
  - Requires knowledge of the pipeline structure





#### COMPUTER ORGANIZATION AND DESIGN



The Hardware/Software Interface

# Data Hazard: Detailed Analysis

## **Revisiting Hazards**

- So far our datapath and control have ignored hazards
- We shall revisit data hazards and control hazards and enhance our datapath and control to handle them in hardware...



#### **Data Hazards in ALU Instructions**

Consider this sequence:

```
I<sub>1</sub>: sub $s2, $s1,$s3
I<sub>2</sub>: and $t8,$s2,$s5
I<sub>3</sub>: or $s7,$s6,$s2
I<sub>4</sub>: add $s8,$s2,$s2
I<sub>5</sub>: sw $t9,100($s2)
```



#### **Hardware Solution: Forwarding**

Idea: *use intermediate data*, do not wait for result to be finally written to the destination register. Two steps:


- Detect data hazard
- 2. Forward intermediate data to resolve hazard

We can resolve hazards with forwarding

How do we detect when to forward?




# **Dependencies & Forwarding**




Program execution order (in instructions) sub \$2, \$1, \$3 IM and \$12, \$2, \$5 or \$13, \$6, \$2 add \$14, \$2,\$2 sw \$15, 100(\$2)







# Register notation in pipeline





#### **Workout Slide**

Consider this sequence:

```
I<sub>1</sub>: sub $s2, $s1,$s3
I<sub>2</sub>: and $t8,$s2,$s5
I<sub>3</sub>: or $s7,$s6,$s2
I<sub>4</sub>: add $s8,$s2,$s2
I<sub>5</sub>: sw $t9,100($s2)
```



## **Detecting the Need to Forward**

- Pass register numbers along pipeline
  - e.g., ID/EX.RegisterRs = register number for Rs sitting in ID/EX pipeline register
- ALU operand register numbers in EX stage are given by
  - ID/EX.RegisterRs, ID/EX.RegisterRt
- Data hazards when
  - 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
  - 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
  - 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
  - 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt

Fwd from EX/MEM pipeline reg

Fwd from MEM/WB pipeline reg



## **Detecting the Need to Forward**

- But only if forwarding instruction will write to a register!
  - EX/MEM.RegWrite, MEM/WB.RegWrite
- And only if Rd for that instruction is not \$zero
  - EX/MEM.RegisterRd ≠ 0, MEM/WB.RegisterRd ≠ 0




#### Data hazards when

- 1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
- 1b. EX/MEM.RegisterRd = ID/EX.RegisterRt
- 2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
- 2b. MEM/WB.RegisterRd = ID/EX.RegisterRt



# **Forwarding Paths**



b. With forwarding



# Forwarding Hardware: Multiplexor

Mux control Source **Explanation** ForwardA = 00ID/EX The first ALU operand comes from the register file ForwardA = 10EX/MEM The first ALU operand is forwarded from prior ALU result ForwardA = 01MEM/WB The first ALU operand is forwarded from data memory or an earlier Al U result The second ALU operand comes from the register file ForwardB = 00ID/FX ForwardB = 10EX/MEM The second ALU operand is forwarded from prior ALU result ForwardB = 01The second ALU operand is forwarded from data memory MEM/WB or an earlier ALU result

Depending on the selection in the rightmost multiplexor (see datapath with control diagram)




# **Forwarding Conditions**

- EX hazard
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs)) ForwardA = 10
  - if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRt)) ForwardB = 10
- MEM hazard
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs)) ForwardA = 01
  - if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRt)) ForwardB = 01




# **Datapath with Forwarding**






#### **Load-Use Data Hazard**

- Can't always avoid stalls by forwarding
  - If value not computed when needed
  - Can't forward backward in time!






### **Load-Use Data Hazard**






# Stall/Bubble in the Pipeline










### **Load-Use Hazard Detection**

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
  - IF/ID.RegisterRs, IF/ID.RegisterRt
- Load-use hazard when
  - ID/EX.MemRead and ((ID/EX.RegisterRt = IF/ID.RegisterRs) or (ID/EX.RegisterRt = IF/ID.RegisterRt)) stall the pipeline








## How to Stall the Pipeline

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
  - 1-cycle stall allows MEM to read data for \( \)\rm\
    - Can subsequently forward to EX stage




# Stall/Bubble in the Pipeline





# Stall/Bubble in the Pipeline



## **Datapath with Hazard Detection**

