

#### COMPUTER ORGANIZATION AND DESIGN



The Hardware/Software Interface

# **Chapter 4**

**The Processor** 

#### Introduction

- CPU performance factors
  - Instruction count
    - Determined by ISA and compiler
  - CPI and Cycle time
    - Determined by CPU hardware
- We will examine three MIPS implementations
  - A single cycle version
  - Multi-Cycle version
  - A more realistic pipelined version
- Simple subset, shows most aspects
  - Memory reference: 1w, sw
  - Arithmetic/logical: add, sub, and, or, slt
  - Control transfer: beq, j




#### Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
  - Use ALU to calculate
    - Arithmetic result
    - Memory address for load/store
    - Branch target address
  - Access data memory for load/store
  - PC ← target address or PC + 4




#### **CPU Overview**






### Multiplexers





### **Control**





# **Logic Design Basics**


- Information encoded in binary
  - Low voltage = 0, High voltage = 1
  - One wire per bit
  - Multi-bit data encoded on multi-wire buses
- Combinational element
  - Operate on data
  - Output is a function of input
- State (sequential) elements
  - Store information




### **Combinational Elements**

- AND-gate
  - Y = A & B


- Multiplexer
  - Y = S ? I1 : I0



Adder




- Arithmetic/Logic Unit
  - Y = F(A, B)






### Sequential Elements

- Register: stores data in a circuit
  - Uses a clock signal to determine when to update the stored value
  - Edge-triggered: update when Clk changes from 0 to 1









### **Sequential Elements**

- Register with write control
  - Only updates on clock edge when write control input is 1
  - Used when stored value is required later






# Data path with control





# Instruction disposition






### **Building a Datapath**

- Datapath
  - Elements that process data and addresses in the CPU
    - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
  - Refining the overview design



#### **Instruction Fetch**






PC = PC + 4



#### **R-Format Instructions**

- Read two register operands
- Perform arithmetic/logical operation
- Write register result



a. Registers b. ALU




R type instructions

add \$t1, \$t2, \$t3



#### **Load/Store Instructions**

- Read register operands
- Calculate address using 16-bit offset
  - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory



a. Data memory unit

b. Sign extension unit



lw \$t1, 0(\$t2)



#### **Branch Instructions**

- Read register operands
- Compare operands
  - Use ALU, subtract and check Zero output
- Calculate target address
  - Sign-extend displacement
  - Shift left 2 places (word displacement)
  - Add to PC + 4
    - Already calculated by instruction fetch




beq \$t1, \$t2, L1 PC relative addressing

$$PC = PC + L1$$



#### **Branch Instructions**






### Composing the Elements

- First-cut data path does an instruction in one clock cycle
  - Each datapath element can only do one function at a time
  - Hence, we need separate instruction and data memories
- Use multiplexers where alternate data sources are used for different instructions




# R-Type/Load/Store Datapath






# **Datapath**






### **Datapath With Control**






# **Datapath With Jumps Added**





# Implementing Jumps



- Need to compute the jump target address
- Update PC with concatenation of
  - Top 4 bits of old PC
  - 26-bit jump address
  - **00**
- Need an extra control signal decoded from opcode

