- Assumption:
  - o Input: Three address code
- Code generator generates code for single basic block
- For each operator, one machine instruction that takes necessary operands in registers and performs the operation and leaves the result in a register
  - LD reg, mem
  - o ST mem, reg
  - o OP reg, reg, reg

Assumption: An algorithm makes use of template code for each three address instruction

Example

```
    z=x+y
    LD R1, x
    LD R2, y
    ADD R3, R2, R1
    ST z, R3
```

- c=a+b
- e=c+d
  - LD R1, a
  - o LD R2, b
  - o ADD R3, R1, R2
  - ST c, R3
  - LD R4, c
  - o LD R5, d
  - ADD R6, R4, R5
  - ST e, R6
- A code generator alg. Should check, before issuing a LD, whether the value to be loaded is already in a register.

## Register and Address Descriptors

- Need of data structure: Information about what program variables currently have their value in a register and which register.
  - Register Descriptor: Keeps track of the variable names whose current value is in that register
  - Address Descriptor: Keeps track of the location where the current value of that variable is found.

## Managing Register and Address Descriptors

- LD R,x
  - Change the register descriptor for Register R so it holds only x
  - Change the address descriptor for x by adding register R as an additional location
- ST x, R
  - Change the address descriptor for x to include its own memory location
- ADD Rx, Ry, Rz (x=y+z)
  - Change register descriptor for Rx to hold x
  - Change the address descriptor of x so that its only location is Rx
  - Remove Rx from the address descriptor of any variable other than x
- Copy Statement (x=y)
  - Add x to the register descriptor for Ry
  - Change the address descriptor of x so that its only location is Ry

t=a-b

u=a-c

v=t+u

a=d

d=v+u

#### Initial

t=a-b LD R1, a LD R2, b R1 R2 R3

a b c d t u <sub>V</sub>

SUB R2, R1, R2 R3 t

a b c d t u <sub>V</sub>

a, b c d R2

Initial

u=a-c

LD R3, c

SUB R1, R1, R3

R1 R2 R3

a b c d t u <sub>V</sub>

a, b c d R2

R1 R2 R3 u t c

a b c d t U v

a b c, d R2 R1

Initial

v=t+u

ADD R3, R2, R1

R1 R2 R3

a b c d t u <sub>V</sub>

a b c, d R2 R1

R1 R2 R3

a b c d t u v a b c d R2 R1 R3

**Initial** 

a=d

LD R2, d

R1	R2	R3
u	t	V

a	b	С	d	t	U	V
а	b	С	d	R2	R1	R3

R1 R2 R3 u a,d v

Initial

d=v+u

ADD R1, R3, R1

R1 R2 R3

a b c d t u <sub>V</sub>

R2 b c d, R1 R3

R1 R2 R3

 a
 b
 c
 d
 t
 u
 v

 R2
 b
 c
 R1
 R3

Initial

exit

ST a, R2

ST d, R1

R1	R2	R3	
d	а	V	

a	b	С	d	t	U	V
R2	b	С	R1			R3

#### Reference

 Aho A.V., Lam M.S., Sethi R., and Ullman J.D. Compilers: Principles, Techniques, and Tools (ALSU). Pearson Education, 2007.