

ASIC Design Laboratory

Lab 11

Evaluation Sheet

Spring 2020

Student Name: Xiangyu Zhang
 Mg Account: mg40
 Section: 1

Lab Setup	TA Initials	Date	Score
Lab 11 folder and provided files in Git	_____	_____	_____/1

Layout Process Analysis	TA Initials	Date	Score
What layers are used for supply ring bars			_____/1

Horizontal? √ Vertical? _____

What are the widths of the supply ring bars and their spacing:			_____/1
--	--	--	---------

Bar Width? 9.9 Bar Spacing? 9.9

What is the spacing between the inner supply ring and the core area, and which prior command controls this			_____/1
<u>"addRing" command in "supply_rings.tcl"</u>			

How did the design change after running 'place_cells.tcl'			_____/1
<u>The cells were added to the core</u>			

What is a rough estimate for the core utilization			_____/1
<u>50.91%</u>			

What changed after running 'srout'			_____/1
<u>The blue lines are connected to every row</u>			

In what ways are the three metal layers typically used in the routing _____/1

All the **metal3** and **metal1** are horizontal, and most of the **metal2** are vertical. **Metal1** connect with **metal2** in the left and right side, and **metal3** only connect to **metal2**.

What percentage of the core appears to be filled with cells after running 'final_route.tcl' _____/1

100%

And which command do you think primarily resulted in the change _____/1

"globalDetailRoute"

Performing Layout Timing Analysis

TA Initials

Date

Score

What are the starting and ending gate-level components of the critical path _____/1

PADINC DFFPOSX1

How many combinational logic cells are in between _____/1

7

What are the starting and ending blocks (design modules) of the critical path _____/1

DFFSR DFFPOSX1

Is the synthesis critical path similar to the layout one? What are their respective delays _____/1

synthesis: 0.18

layout: -1.257

Pad/Pin Placement based Timing Adjustment

TA Initials

Date

Score



Reduced negative slack after IO-frame adjustment _____/4

layout: -0.803

What change(s) were made and why do you think they resulted in the reduction _____/2

I switched the position of pad U5 and pad FE.

Because when I looked the path in the graph, I found that the wires are all connected to upper left corner, U5, which is too far way. Thus, I moved U5 to lower right corner. This change successfully reduced the delay since it reduced the path between where the pads been used and where the pads get their inputs.



Total points for lab _____/2