
ASIC Design Laboratory Lab 10 Evaluation Sheet


Spring 2020

Student Name: Xiangyu Zhang
Mg Account: mg40

Section: 1



What colors in the Innovus layout correspond to /2 METAL1? Blue METAL2? Red What are the coordinates of the Layout Pad Frame Lower Left Corner X: ____ Y: 0 1500 Y: 1500 Pad Frame Upper Right Corner X: ___ What is the area of this layout of the design? /2 Altering the Aspect Ratio of the Layout **TA Initials** Date Score Produced Layout (Innovus only) /3



What mathematical relationship can you derive for Aspect Ratio, and is used as more of a goal or requirement

the ratio of the width to height of the chip. Height = aspect ratio * width /2

Altering the Row Utilization of the Layout **TA Initials** Date Score Produced Layout (Innovus only) # Create Floorplan floorplan -r 1.0 0.4 100 50 100 50 unfixAllIos legalizePin # Add supply rings around core addRing -spacing_bottom 9.9 -width_left 9.9 -width_ Terminal FW6 <u>F</u>ile <u>E</u>dit <u>V</u>iew <u>Terminal</u> <u>Tabs</u> <u>H</u>elp U16 FW5 innovus 2> VERIFY_CONNECTIVITY use new engine U7 ****** Start: VERIFY CONNECTIVITY ****** Start Time: Fri Apr 10 17:55:30 2020 Design Name: layout_lab_design Database Units: 1000 Design Boundary: (0.0000, 0.0000) (1713.6000, 1572.0000) Error Limit = 1000; Warning Limit = 50 Check all nets Begin Summary Found no problems or warnings. End Time: Fri Apr 10 17:55:30 2020 -W1 Time Elapsed: 0:00:00.0 ****** End: VERIFY CONNECTIVITY ****** Verification Complete: 0 Viols. 0 Wrngs. (CPU Time: 0:00:00.0 MEM: 0.000M) What are the coordinates of the Layout Pad Frame Lower Left Corner X: _____0___ Y: Y: 1572 What is the area of this layout of the design /1 2693779.2 How does this new area compare with the area that was previously calculated in the initial layout, and does this make sense given the two values for Row Utilization? The area is greater. It does make sense because after changing the row utilization, each unit takes more space. Why or why not is it possible to generate a layout for the USB that has 100% Row Utilization, not just a design goal of 100%? It's impossible to generate a layout for the USB that has 100% Row Utilization since if so, the interconnect in it would be too complicated in three metal layers. Last Steps TA Initials Date Score Metal fill added with no max density violations

79 addMetalFill -layer "1 2 3"	
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL	1: verilog
innovus 2> setMetalFill -layer metall -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity ************************************	y 80.000
No density violations were found.	
Hockwhoke End: VERIFY DENSITY **Hockwhoke** VMD: elapsed time: 1.00 (CPU Time: 0:00:00.1 MEM: 1.000M)	

Why do you think that companies do not employ a fully Standard Cell, Place and Route approach to their high-performance microprocessor designs

/2

Unlike Fully custom design, fully Standard Cell cannot reach high performance

Total points for lab

/30