ASIC Design Laboratory Lab 11 Evaluation Sheet

Spring 2020

Student Name: Mg Account: Section:					
Lab Setup			TA Initials	Date	Score
Lab 11 folder and 1	provided file	es in Git			
Layout Process Analysis What layers are used for supply ring bars			TA Initials	Date	Score
Horizontal?	<mark>√</mark>	Vertical?			
What are the width spacing:	ns of the supp	oly ring bars and their			/1
Bar Width?	<mark>9.9</mark>	Bar Spacing?9.9			
core area, and which	ch prior com	e inner supply ring and the mand controls this upply_rings.tcl"			/1
How did the design The cells wer		er running 'place_cells.tcl'			/1
What is a rough est					/1
What changed afte	r running 'sı	route'			/1
The blue lines	are connected	to every row			

In what ways are the three metal layers typically used in routing All the metal and metal are horizontal, and most of the		1 Matall conne	
the left and right side, and metal3 only connect to metal2.	de metalz are vertica	ii. Wictarr Connic	et with <mark>metalz</mark> n
What percentage of the core appears to be filled with cell after running 'final_route.tcl' 100%	s		/1
And which command do you think primarily resulted in t change "globalDetailRoute"	he		/1
Performing Layout Timing Analysis	TA Initials	Date	Score
What are the starting and ending gate-level components of the critical path PADINC DFFPOSX1	of		/1
How many combinational logic cells are in between			/1
What are the starting and ending blocks (design modules) the critical path DFFSR DFFPOSX1) of		/1
Is the synthesis critical path similar to the layout one? What are their respective delays synthesis: 0.18 layout: -1.257	hat		/1
Pad/Pin Placement based Timing Adjustment	TA Initials	Date	Score
Reduced negative slack after IO-frame adjustment layout: -0.803			/4
What change(s) were made and why do you think they resulted in the reduction			
I switched the position of pad U5 and pad FE. Because when I looked the path in the graph, I found that the too far way. Thus, I moved U5 to lower right corner. This chapath between where the pads been used and where the pads go	ange successfully redu		
Timing Path Analyzer Young Path Analyzer X	ata desin e		



