GDSC-1602AM

SPECIFICATIONS OF LCD MODULE

Ver 3.01

Features

1-1 Display type: Positive, Transmisstive, 60'clock


1-2 Driving Methed: 4.85 v, 1/18 duty, 1/5 bias

1-3 Built-in controller: PCF2119


1-4 1.5-5.5V POWER SUPPLY (PCF2119)

Item	Standard Value	Unit
Module Dimension	35.0(W)*34.0(H)*2.1(T)	mm
Viewing Area	28.6(W)*19.8(H)	mm
Number of Characters	12 Characters *2Line	-
Characters Format	5*7 Dots with Icons	-
Characters Size	1.910(W)*3.915(H)	mm
Characters Pitch	2.26(W) *4.44(H)	mm
Dot Size	0.35(W) *0.525(H)	mm
Dot Pitch	0.39(W) *0.565(H)	mm
LCD Type	STN Gray,Reflective/Positive	-
Viewing Direction	6Н	-
Duty	1/18	-
Bias	1/5	-
Controller	PCF2119	-
Approx Weight	5	g

Outline dimension



在 FPC 上多贴一 UV 遮光胶 (尺寸为 7.0*12.0 mm)



Absolute maximum ratings

Item	Symbol		Unit		
Power supply voltage	V_{DD} - V_{SS}	0	•	5.5	V
Input voltage	VIN	VSS	-	VDD	V
Operating temperature range	T_A	-20	-	+70	
Storage temperature range	T _{STO}	-30	-	+80	

^{*}Wide temperature range is available

Interface pin description

Pin	Symbol	Level	Function
No			
1	VLCD	-	POWER SUPPLY FOR LCD
2	VSS	-	GROUND
3	VDD	-	POWER SUPPLY FOR LOGIC
4	SDA	H/L	I2C-BUS SERIAL DATA INPUT/OUTPUT
5	POR	H/L	EXTERNAL POWER-ON RESET INPUT
6	SCL	H/L	I2C-BUS SERIAL CLOCK INPUT

Display Address:

Display Position	1	2	3	4	5	6	7	8	9	10	11	12
DD RAM Address	02	03	04	05	06	07	08	09	0A	0B	0C	0D
DD RAM Address	42	43	44	45	46	47	48	49	4A	4B	4C	4D

Optical characteristics

STN type display module (Ta=25 , VDD=5.5V)

	,					
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing angle		C _r 2	-60	-	35	dog
		Gr Z	-40	-	40	deg
Contrast ratio	Cr		-	6	-	-
Response time (rise)	Tr	-	-	150	250	mc
Response time (fall)	Tr	-	-	150	250	ms

Electrical characteristics

DC characteristics

 V_{DD1} = 1.5 to 5.5 V; V_{DD2} = V_{DD3} = 2.2 to 4.0 V; V_{SS} = 0 V; V_{LCD} = 2.2 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			•			
V _{DD1}	logic supply voltage		1.5	-	5.5	٧
V _{DD2} , V _{DD3}	high voltage generator supply voltage	internal V _{LCD} generation (V _{DD2} = V _{DD3} < V _{LCD})	-	4.0	V	
V_{LCD}	LCD supply voltage		2.2	-	6.5	٧
GROUND S	UPPLY CURRENT (ISS); EXTERNAL VLO	CD; note 1				
I _{SS1}	ground supply current 1		_	70	120	μA
I _{SS3}	ground supply current 3	V _{DD} = 3 V; V _{LCD} = 5 V; note 2	-	35	80	μA
I _{SS4}	ground supply current 4	icon mode; V _{DD} = 3 V; V _{LCD} = 2.5 V; note 2	-	25	45	μА
I _{SS5}	ground supply current 5	power-down mode; V _{DD} = 3 V; V _{LCD} = 2.5 V; DB7 to DB0, RS and R/W = 1; OSC = 0; PD = 1	-	0.5	5	μА
GROUND S	UPPLY CURRENT (I _{SS}); INTERNAL V _{LC}	D; notes 1 and 3	•			
I _{SS6}	ground supply current 6		-	190	400	μA
I _{SS8}	ground supply current 8	V _{DD} = 3 V; V _{LCD} = 5 V; note 2	-	135	400	μА
I _{SS9}	ground supply current 9	icon mode; V _{DD} = 2.5 V; V _{LCD} = 2.5 V; note 2	-	85	-	μА
Logic	_					
V_{IL}	LOW-level input voltage		V _{SS1}	-	0.3V _{DD1}	٧
V _{IH}	HIGH-level input voltage		0.7V _{DD1}	-	V _{DD1}	٧
V _{IL(osc)}	LOW-level input voltage pad OSC	$V_{DD} = V_{DD(min)}, V_{DD(max)}$	V _{SS1}	-	V _{DD1} – 1.2	٧
V _{IH(osc)}	HIGH-level voltage pad OSC	V _{DD} = V _{DD(min)} , V _{DD(max)}	V _{DD1} - 0.1	-	V _{DD1}	٧
I _{OL(DB)}	LOW-level output current pads DB7 to DB0	V _{OL} = 0.4 V; V _{DD1} = 5 V	1.6	4	_	mA
I _{OH(DB)}	HIGH-level output current pads DB7 to DB0	V _{OH} = 4 V; V _{DD1} = 5 V	-1	-8	-	mA
I _{pu}	pull-up current pads DB7 to DB0	$V_I = V_{SS}, V_{DD(min)}, V_{DD(max)}$	0.04	0.15	1	μΑ
IL	leakage current	$V_I = V_{DD1,2,3} \text{ or } V_{SS1,2}$	-1	_	+1	μА

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I ² C-bus			·			
SDA AND S	SCL					
V_{IL2}	LOW-level input voltage		0	-	0.3V _{DD}	V
V _{IH2}	HIGH-level input voltage		0.7V _{DD}	-	5.5	V
I _{LI}	input leakage current	V _I = V _{DD} or V _{SS}	-1	-	+1	μA
Ci	input capacitance		-	5	-	pF
I _{OL(SDA)}	LOW-level output current SDA	V _{OL} = 0.4 V; V _{DD} > 2 V	3	-	-	mΑ
		$V_{OL} = 0.2V_{DD}$; $V_{DD} < 2 V$	2	-	-	mΑ
LCD outp	uts					İ
R _{O(ROW)}	row output resistance pads R1 to R18	note 4	-	10	30	kΩ
R _{O(COL)}	column output resistance pads C1 to C80	note 4	-	15	40	kΩ
V _{bias(tol)}	bias tolerance pads R1 to R18 and C1 to C80	note 5	-	20	130	mV
V _{LCD(tol)}	V _{LCD} tolerance	T _{amb} = 25 °C; note 3				
		V _{LCD} < 3 V	_	_	160	mV
		V _{LCD} < 4 V	_	_	200	mV
		V _{LCD} < 5 V	_	-	260	mV
		V _{LCD} < 6 V	_	_	340	mV
TC0	V _{LCD} temperature coefficient 0		-	-0.16	-	%/K
TC1	V _{LCD} temperature coefficient 1		-	-0.18	-	%/K
TC2	V _{LCD} temperature coefficient 2		-	-0.21	-	%/K
TC3	V _{LCD} temperature coefficient 3		-	-0.24	-	%/K

Notes

- LCD outputs are open-circuit; inputs at V_{DD} or V_{SS}; bus inactive.
- 2. $T_{amb} = 25$ °C; $f_{OSC} = 200$ kHz.
- 3. LCD outputs are open-circuit; HV generator is on; load current I_{LCD} = 5 μ A.
- Resistance of output terminals (R1 to R18 and C1 to C80) with a load current of 10 μA; outputs measured one at a time; external V_{LCD}; V_{LCD} = 3 V; V_{DD1} = V_{DD2} = V_{DD3} = 3 V.
- 5. LCD outputs open-circuit; external V_{LCD}.

AC characteristics

 V_{DD1} = 1.5 to 5.5 V; V_{DD2} = V_{DD3} = 2.2 to 4.0 V; V_{SS} = 0 V; V_{LCD} = 2.2 to 6.5 V; T_{amb} = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{FR}	LCD frame frequency (internal clock)	V _{DD} = 5.0 V	45	95	147	Hz
fosc	oscillator frequency (not available at any pad)		140	250	450	kHz
f _{OSC(ext)}	external clock frequency		140	-	450	kHz
toscst	oscillator start-up time after power-down	note 1	-	200	300	μs
Bus timing	g characteristics: parallel interface; note 2	2				
WRITE OPE	RATION (WRITING DATA FROM MPU TO PCF211	19x)				
T _{cy(en)}	enable cycle time		500	-	_	ns
t _{W(en)}	enable pulse width		220	-	-	ns
t _{su(A)}	address set-up time		50	-	_	ns
t _{h(A)}	address hold time		25	-	-	ns
t _{su(D)}	data set-up time		60	-	-	ns
t _{h(D)}	data hold time		25	-	-	ns
READ OPER	ATION (READING DATA FROM PCF2119X TO MF	PU)				
T _{cy(en)}	enable cycle time		500	-	_	ns
t _{W(en)}	enable pulse width		220	-	_	ns
t _{su(A)}	address set-up time		50	_	_	ns
t _{h(A)}	address hold time		25	-	-	ns
t _{d(D)}	data delay time	V _{DD1} > 2.2 V	-	-	150	ns
		V _{DD1} > 1.5 V	-	-	250	ns
t _{h(D)}	data hold time		20	-	100	ns
Timing ch	aracteristics: I ² C-bus interface; note 2					
f _{SCL}	SCL clock frequency		-	_	400	kHz
t _{LOW}	SCL clock low period		1.3	-	-	μs
t _{HIGH}	SCL clock high period		0.6	-	_	μs
t _{SU;DAT}	data set-up time		100	-	-	ns
t _{HD:DAT}	data hold time		0	-	_	ns
t _r	SCL, SDA rise time	notes 1 and 3	15 + 0.1C _B	-	300	ns
t _f	SCL, SDA fall time	notes 1 and 3	15 + 0.1C _B	-	300	ns
Св	capacitive bus line load		-	-	400	pF
t _{su;sta}	set-up time for a repeated START condition		0.6	_	-	μs
t _{HD;STA}	START condition hold time		0.6	-	_	μs
t _{su;sto}	set-up time for STOP condition		0.6	-	-	μs
t _{SW}	tolerable spike width on bus		-	-	50	ns
t _{BUF}	bus free time between STOP and START condition		1.3	-	-	με

Command Description

8.1 Clear display

'Clear display' writes character code 20H into all DDRAM addresses (the character pattern for character code 20H must be a blank pattern), sets the DDRAM address counter to logic 0 and returns the display to its original position, if it was shifted. Thus, the display disappears and the cursor or blink position goes to the left edge of the display. Sets entry mode I/D = 1 (increment mode). S of entry mode does not change.

The instruction 'clear display' requires extra execution time. This may be allowed by checking the Busy Flag (BF) or by waiting until the 165 clock cycles have elapsed. The latter must be applied where no read-back options are foreseen, as in some Chip-On-Glass (COG) applications.

8.2 Return home

'Return home' sets the DDRAM address counter to logic 0 and returns the display to its original position if it was shifted. DDRAM contents do not change. The cursor or blink position goes to the left of the first display line. I/D and S of entry mode do not change.

8.3 Entry mode set

8.3.1 I/D

When I/D = 1 (0) the DDRAM or CGRAM address increments (decrements) by 1 when data is written into or read from the DDRAM or CGRAM. The cursor or blink position moves to the right when incremented and to the left when decremented. The cursor underline and cursor character blink are inhibited when the CGRAM is accessed.

8.3.2 S

When S=1, the entire display shifts either to the right (I/D=0) or to the left (I/D=1) during a DDRAM write. Thus it appears as if the cursor stands still and the display moves. The display does not shift when reading from the DDRAM, or when writing to or reading from the CGRAM. When S=0, the display does not shift.

8.4 Display control (and partial power-down mode)

8.4.1 D

The display is on when D = 1 and off when D = 0. Display data in the DDRAM is not affected and can be displayed immediately by setting D to a logic 1. When the display is off (D = 0) the chip is in partial power-down mode:

- The LCD outputs are connected to V_{SS}
- · The LCD generator and bias generator are turned off.

Three oscillator cycles are required after sending the 'display off' instruction to ensure all outputs are at V_{SS} , afterwards OSC can be stopped. If the oscillator is running during partial power-down mode ('display off') the chip can still execute instructions. Even lower current consumption is obtained by inhibiting the oscillator (OSC = V_{SS}).

To ensure I_{DD} <1 μ A, the parallel bus pads DB7 to DB0 should be connected to V_{DD} ; RS and $R\overline{W}$ to V_{DD} or left open-circuit and PD to V_{DD} . Recovery from power-down mode: PD back to logic 0, if necessary OSC back to V_{DD} and send a 'display control' instruction with D = 1.

8.4.2 C

The cursor is displayed when C = 1 and inhibited when C = 0. Even if the cursor disappears, the display functions I/D, etc. remain in operation during display data write. The cursor is displayed using 5 dots in the 8th line (see Fig.5).

8.4.3 B

The character indicated by the cursor blinks when B = 1. The cursor character blink is displayed by switching between display characters and all dots on with a period of

approximately 1 second, with
$$f_{blink} = \frac{f_{osc}}{52.224}$$

The cursor underline and the cursor character blink can be set to display simultaneously.

8.5 Cursor or display shift

'Cursor/display shift' moves the cursor position or the display to the right or left without writing or reading display data. This function is used to correct a character or move the cursor through the display. In 2-line displays, the cursor moves to the next line when it passes the last position (40) of the line.

When the displayed data is shifted repeatedly all lines shift at the same time; displayed characters do not shift into the next line.

The Address Counter (AC) content does not change if the only action performed is shift display, but increments or decrements with the 'cursor shift'.

8.6 Function set

8.6.1 DL (PARALLEL MODE ONLY)

Sets interface data width. Data is sent or received in bytes (DB7 to DB0) when DL = 1 or in two nibbles (DB7 to DB4) when DL = 0. When 4-bit width is selected, data is transmitted in two cycles using the parallel bus. In a 4-bit application DB3 to DB0 should be left open-circuit (internal pull-ups). Hence in the first 'function set' instruction after power-on, M, SL and H are set to logic 1. A second 'function set' must then be sent (2 nibbles) to set M, SL and H to their required values.

'Function set' from the I²C-bus interface sets the DL bit to logic 1.

8.6.2 N

Selects either 1-line by 32 display (M = 0) or 2-line by 16 display (M = 1).

8.6.3 SL

Selects MUX 1: 9, 1-line by 16 display (independent of M and L). Only rows 1 to 8 and 17 are to be used. All other rows must be left open-circuit. The DDRAM map is the same as in the 2-line by 16 display mode, however, the second line is not displayable.

864 H

When H = 0 the chip can be programmed via the standard 11 instruction codes used in the PCF2116 and other LCD controllers.

When H = 1 the extended range of instructions will be used. These are mainly for controlling the display configuration and the icons.

8.7 Set CGRAM address

'Set CGRAM address' sets bits 5 to 0 of the CGRAM address A_{CG} into the address counter (binary A5 to A0). Data can then be written to or read from the CGRAM.

Attention: the CGRAM address uses the same address register as the DDRAM address and consists of 7 bits (binary A6 to A0). With the 'set CGRAM address' command, only bits 5 to 0 are set. Bit 6 can be set using the 'set DDRAM address' command first, or by using the auto-increment feature during CGRAM write. All bits 6 to 0 can be read using the 'read busy flag' and 'read address' command.

When writing to the lower part of the CGRAM, ensure that bit 6 of the address is not set (e.g. by an earlier DDRAM write or read action).

8.8 Set DDRAM address

'Set DDRAM address' sets the DDRAM address A_{DD} into the address counter (binary A6 to A0). Data can then be written to or read from the DDRAM.

8.9 Read busy flag and read address

'Read busy flag' and 'read address' read the Busy Flag (BF) and Address Counter (AC). BF = 1 indicates that an internal operation is in progress. The next instruction will not be executed until BF = 0. It is recommended that the BF status is checked before the next write operation is executed.

At the same time, the value of the address counter expressed in binary A6 to A0 is read out. The address counter is used by both CGRAM and DDRAM, and its value is determined by the previous instruction.

8.10 Write data to CGRAM or DDRAM

'Write data' writes binary 8-bit data D7 to D0 to the CGRAM or the DDRAM.

Whether the CGRAM or DDRAM is to be written into is determined by the previous 'set CGRAM address' or 'set DDRAM address' command. After writing, the address automatically increments or decrements by 1, in accordance with the entry mode. Only bits D4 to D0 of CGRAM data are valid, bits D7 to D5 are 'don't care'.

8.11 Read data from CGRAM or DDRAM

'Read data' reads binary 8-bit data D7 to D0 from the CGRAM or DDRAM.

The most recent 'set address' command determines whether the CGRAM or DDRAM is to be read.

The 'read data' instruction gates the content of the Data Register (DR) to the bus while E is HIGH. After E goes LOW again, internal operation increments (or decrements) the AC and stores RAM data corresponding to the new AC into the DR.

There are only three instructions that update the data register:

- 'set CGRAM address'
- · 'set DDRAM address'
- 'read data' from CGRAM or DDRAM.

Other instructions (e.g. 'write data', 'cursor/display shift', 'clear display' and 'return home') do not modify the data register content.

9 EXTENDED FUNCTION SET INSTRUCTIONS AND FEATURES

9.1 New instructions

H = 1, sets the chip into alternate instruction set mode.

9.2 Icon control

The PCF2119x can drive up to 160 icons. See Fig.19 for CGRAM to icon mapping.

9.3 IM

When IM = 0, the chip is in character mode. In the character mode characters and icons are driven (MUX 1 : 18). The V_{LCD} generator, if used, produces the V_{LCD} voltage programmed in register V_A .

When IM = 1, the chip is in icon mode. In the icon mode only the icons are driven (MUX 1 : 2) and the V_{LCD} voltage generator, if used, produces the V_{LCD} voltage as programmed in register V_B .

9.4 IB

Icon blink control is independent of the cursor/character blink function.

When IB = 0, icon blink is disabled. Icon data is stored in CGRAM character 0 to 3 ($4 \times 8 \times 5 = 160$ bits for 160 icons).


When IB = 1, icon blink is enabled. In this case each icon is controlled by two bits. Blink consists of two half phases (corresponding to the cursor on and off phases called even and odd phases hereafter).

Icon states for the even phase are stored in CGRAM characters 0 to 3 ($4 \times 8 \times 5 = 160$ bits for 160 icons). These bits also define the icon state when icon blink is not used.

Icon states for the odd phase are stored in CGRAM character 4 to 7 (another 160 bits for the 160 icons). When icon blink is disabled CGRAM characters 4 to 6 may be used as normal CGRAM characters.

Table 10 Blink effect for icons and cursor character blink

PARAMETER	EVEN PHASE	ODD PHASE
Cursor character blink	block (all on)	normal (display character)
Icons	state 1: CGRAM character 0 to 2	state 2: CGRAM character 4 to 6



icon no.	phase	ROW/COL			0	har	act	ег с	ode	8			CG	RA	Ма	ddre	988		(CGR	MAS	dat	ta	icon view
			Ι΄		6	5	4	3	2	1	0	6	5	4	3	2	1	0	4	3	2	1	0	
			M	58							LSB	MSE	В					LSB	MSE	3			LSB	
1-5	even	17/1-5	()	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	
6-10	even	17/6-10	()	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	
11-15	even	17/11-15	()	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	0	
1	ı		-					ı				-			Ι						ı			ı
76-80	even	17/76-80	()	0	0	0	0	0	0	1	0	0	0	1	1	1	1	1	1	1	1	1	
81-85	even	18/1-5	()	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	1	0	0	0	
1	ı	ı	-					I							Ι						Ι			ı
156-160	even	18/76-80	0)	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	1	0	1	
1-5	odd (blink)	17/1-5	()	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
I	ı	ı	-					ı							ī						ī			ı
156-160	odd (blink)	18/76-80	()	0	0	0	0	1	1	1	0	1	1	1	1	1	1	0	0	1	1	0	

M3K999

CGRAM data bit = logic 1 turns the icon on, data bit = logic 0 turns the icon off.

Data in character codes 0 to 3 define the icon state when icon blink is disabled or during the even phase when icon blink is enabled.

Data in character codes 4 to 7 define the icon state during the odd phase when icon blink is enabled (not used for icons when icon blink is disabled).

Fig.19 CGRAM to icon mapping.

9.5 Normal/icon mode operation

IM	CONDITION	V _{LCD}
0	character mode	generates V _A
1	icon mode	generates V _B

9.6 Direct mode

When DM = 0, the chip is not in direct mode. Either the internal voltage generator or an external voltage may be used to achieve the necessary $V_{\rm LCD}$ value.

When DM = 1, the chip is in direct mode. The internal voltage generator is turned off and the V_{LCD} output is directly connected to the HVgen supply voltage V_{DD2} .

The direct mode can be used to reduce the current consumption when the required V_{LCD} output voltage is close to the V_{DD2} supply voltage. This can be the case in icon mode or in Mux 1 : 9 (depending on LCD liquid properties).

9.7 Voltage multiplier control

S[1:0]

A software configurable voltage multiplier is incorporated and can be set via 'Set HVgen stages' command.

The voltage multiplier control can be used to reduce current consumption by disconnecting internal voltage multiplier stages (depending on the required V_{LCD} output voltage).

9.8 Screen configuration

L: default is L = 0.

L = 0: the two halves of a split screen are connected in a standard way i.e. column 1/81, 2/82 to 80/160.

L = 1: the two halves of a split screen are connected in a mirrored way i.e. column 1/160, 2/159 to 80/81. This allows single layer PCB or glass layout.

9.9 Display configuration

P, Q: default is P, Q = 0.

P = 1: mirrors the column data.

Q = 1: mirrors the row data.

9.10 TC1 and TC2

Default is TC1 and TC2 = 0. This selects the default temperature coefficient for the internally generated V_{LCD}. TC1 and TC2 = 10, 01 and 11 selects alternative temperature coefficients 1, 2 and 3 respectively.

9.11 Set V_{I CD}

The V_{LCD} value is programmed by instruction. Two on-chip registers hold V_{LCD} values for the character mode and the icon mode respectively (V_A and V_B). The generated V_{LCD} value is independent of V_{DD} , allowing battery operation of the chip.

V_{LCD} programming:

- 1. Send 'function set' instruction with H = 1
- Send 'set V_{LCD}' instruction to write to voltage register:
 - a) DB7, DB6 = 10: DB5 to DB0 are V_{LCD} of character mode (V_A)
 - b) DB7, DB6 = 11: DB5 to DB0 are V_{LCD} of icon mode (V_B)
 - DB5 to DB0 = 000000 switches V_{LCD} generator off (when selected)
 - d) During 'display off' and power-down the V_{LCD} generator is also disabled.
- Send 'function set' instruction with H = 0 to resume normal programming.

9.12 Reducing current consumption

Reducing current consumption can be achieved by one of the options given in Table 11.

When V_{LCD} lies outside the V_{DD} range and must be generated, it is usually more efficient to use the on-chip generator than an external regulator.

Table 11 Reducing current consumption

ORIGINAL MODE	ALTERNATIVE MODE
Character mode	icon mode (control bit IM)
Display on	display off (control bit D)
HV generator operating	direct mode
Any mode	power-down (PD pad)

Table 12 Use of the VA and VB registers

MODE	V _A	V _B
Normal operation	V _{LCD} character mode	V _{LCD} icon mode

 $\textbf{Table 17} \ \ \, \text{Example of I}^{2}\text{C-bus operation; 1-line display (using external reset, assuming SA0 = V}_{SS;}, note \ 1)$

STEP	I ² C BYTE									DISPLAY	OPERATION
1	I ² C-bus start										initialized; no display appears
2	slave address for write										
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/W	Ack		during the acknowledge cycle SDA will be pulled-down by the
	0	1	1	1	0	1	0	0	1		PCF2119x
3	send a control byte for 'function set'										
	Со	RS	0	0	0	0	0	0	Ack		control byte sets RS for following data bytes
	0	0	0	0	0	0	0	0	1		
4		ion set									
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0			selects 1-line display and V _{LCD} = V ₀ ; SCL pulse during
	0	0	1	Х	0	0	0	0	1		acknowledge cycle starts execution of instruction
5	display on/off control										
					DB3					-	turns on display and cursor; entire display shows character 20H (blank in ASCII-like character sets)
	0	0	0	0	1	1	1	0	1		(blank in ASCII-like character sets)
6	· ′	mode									
	ı				DB3					-	sets mode to increment the address by 1 and to shift the cursor to the right at the time of write to the DDRAM or CGRAM; display
	0	0	0	0	0	1	1	0	1		is not shifted
7	I ² C st	tart								_	for writing data to DDRAM, RS must be set to 1; therefore a
											control byte is needed
8	slave address for write										
		SA5	SA4	SA3	SA2	SA1	SA0			_	
	0	1	1	1	0	1	0	0	1		
9	send a control byte for 'write data'										
	Со	RS	0	0	0	0	0	0	Ack	_	
	0	1	0	0	0	0	0	0	1		
10	'write data' to DDRAM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack									_	
	ı									P_	writes 'P'; the DDRAM has been selected at power-up; the
	0	1	0	1	0	0	0	0	1		cursor is incremented by 1 and shifted to the right
11	'write data' to DDRAM DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack										
	ı								Ack	PH_	writes 'H'
	0	1	0	0	1	0	0	0	1		

STEP				l2	C BY1	Έ				DISPLAY	OPERATION
12 to 15											
										1	
16	'write	data'	to DDI	RAM							
	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Ack	PHILIPS_	writes 'S'
	0	1	0	1	0	0	1	1	1		
17	(optio		C stop) I ² C s	tart + s	slave a	ddres	s for w	rite	PHILIPS_	
18	contr	ol byte									
	Co	RS	0	0	0	0	0	0	Ack	PHILIPS_	
	1	0	0	0	0	0	0	0	1		
19		n home									
	DB7 0	DB6 0	DB5 0	DB4 0	DB3 0	DB2 0	DB1 1	DB0 0	Ack 1	<u>P</u> HILIPS	sets DDRAM address 0 in address counter (also returns shifted display to original position; DDRAM contents unchanged); this instruction does not update the Data Register (DR)
20	I ² C st	tart								PHILIPS	
21	slave	addre	ss for	read							
	SA6	SA5	SA4	SA3	SA2	SA1	SA0	R/\overline{W}	Ack	P <u>H</u> ILIPS	during the acknowledge cycle the content of the DR is loaded
	0	1	1	1	0	1	0	1	1		into the internal I ² C-bus interface to be shifted out; in the previous instruction neither a 'set address' nor a 'read data' has been performed; therefore the content of the DR was unknown; the R/W has to be set to 1 while still in I ² C-write mode
22	contr	ol byte	for re	ad							
	Co	RS	0	0	0	0	0	0	Ack	<u>P</u> HILIPS	DDRAM content will be read from following instructions
	0	1	1	0	0	0	0	0	1		
23	'read data': 8 × SCL + master acknowledge; note 2										
	DB7 X	DB6 X	DB5 X	DB4 X	DB3 X	DB2 X	DB1 X	DB0 X	Ack 0	PHILIPS	8 × SCL; content loaded into interface during previous acknowledge cycle is shifted out over SDA; MSB is DB7; during master acknowledge content of DDRAM address 01 is loaded into the I ² C-bus interface

STEP	I ² C BYTE	DISPLAY	OPERATION
24	'read data': 8 × SCL + master acknowledge; note 2 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack 0 1 0 0 0 0 0 0 0	PHI <u>L</u> IPS	8 × SCL; code of letter 'H' is read first; during master acknowledge code of 'l' is loaded into the I ² C interface
25	'read data': 8 × SCL + no master acknowledge; note 2 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Ack 0 1 0 0 1 0 1 1	PHI <u>L</u> IPS	no master acknowledge; after the content of the I ² C-bus interface register is shifted out no internal action is performed; no new data is loaded to the interface register, data register is not updated, address counter is not incremented and cursor is not shifted
26	I ² C stop	PHI <u>L</u> IPS	

Notes

- 1. X = don't care.
- 2. SDA is left at high-impedance by the microcontroller during the read acknowledge.

Application

10 INTERFACES TO MPU

10.1 Parallel interface

The PCF2119x can send data in either two 4-bit operations or one 8-bit operation and can thus interface to 4-bit or 8-bit microcontrollers.

In 8-bit mode data is transferred as 8-bit bytes using the 8 data lines DB7 to DB0. Three further control lines E, RS and R/W are required; see Section 6.1.

In 4-bit mode data is transferred in two cycles of 4 bits each using pads DB7 to DB4 for the transaction. The higher order bits (corresponding to DB7 to DB4 in 8-bit mode) are sent in the first cycle and the lower order bits (DB3 to DB0 in 8-bit mode) in the second. Data transfer is complete after two 4-bit data transfers. It should be noted that two cycles are also required for the busy flag check. 4-bit operation is selected by instruction, see Figs 16 to 18 for examples of bus protocol.

In 4-bit mode, pads DB3 to DB0 must be left open-circuit. They are pulled up to V_{DD} internally.

10.2 I2C-bus interface

The I²C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are the Serial Data line (SDA) and the Serial Clock Line (SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer may be initiated only when the bus is not busy.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte.

Also a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration).


A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.


10.2.1 I2C-BUS PROTOCOL


Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the START procedure. The I²C-bus configuration for the different PCF2119x read and write cycles is shown in Figs 24 to 26. The slow down feature of the I²C-bus protocol (receiver holds SCL LOW during internal operations) is not used in the PCF2119x.


10.2.2 DEFINITIONS


- . Transmitter: the device which sends the data to the bus
- Receiver: the device which receives the data from the bus
- Master: the device which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.
















Fig.24 Master transmits to slave receiver; write mode.




(1) Last data byte is a dummy byte (may be omitted).

Fig.25 Master reads after setting word address; writes word address, set RS; 'read data'.







COMPANY PROFILE

XIAMEN OCULAR LCD DEVIDES CO.,LTD. Was formed in 1992. Our company is a joint-venture specializing in manufacturing all kinds of Liquid Crystal Displays. We design and massproduce Touch Panel,LED,COG, the digital segment, dot matrix LCD panels, and modules in TN,HTN and STN types using the advanced and whole facilities and soft-ware technology.

Most of our products are customer_mode. Xiamen Ocular's LCDs now have a good sale not only in domextic China,but also in America,Europe and East_south Aisa.These LCDs were widely used in the display of instruments,clocks,telecommunication equipments,calcuators,air conditioner controllers and AV systems.

Based upon the reliable high quality, reasonable price and quick delivery, Xiamen Ocular will sever all customers wholeheartedly.

Add:South 5/F,Guang Xia Buliding,Tourch Hi-Tech Development Area,Xiamen,China

Tel:+86-592-6026045 5652539 5715579 (Sales) +86-592-6026023(R&D)

Fax:+86-592-6026021 PC:361006

Web:http://www.lcdchina.com

E-mail: xmocular@public.xm.fj.cn sales@lcdchina.com designlcd@163.com (R&D)

ISO9001质量认证体系

证书号: 3502/20003897 Certificate NO.: 3502/20003897



