






#### Thermal Sensor **CPU** +3VS\_THM R1.1 To EC Max: 1mA H\_THERMDA +5VS U401 8 SMBCLK VDD SMBDATA D+ C402 24 SMCLK\_S 24 SMDATA\_S R402 10KOhm R403 10KOhm CPU\_THRM\_DA 2,16 CPU\_THRM\_DC 2,16 2200PF/50V H THERMO 6 ALERT# D-5 GND OVERT# C401 C403 C404 0.1UF/10V THRM AL# 100PF/50V ATTM01G 24 THRM\_CPU# Close to Pin A24 & A25 of CPU Q401 2N7002 Use ATTM01G Address 90H NB R1.1 +3VS +3VS\_NB\_THM To SB NB\_THRMDA 2,12,13,17,20,28,29 SMB\_CLK\_S 2,12,13,17,20,28,29 SMB\_DAT\_S SMBCLK VDD SMBCLK VDD 2 SMBDATA D+ 3 ALERT# D- 3 GND OVERT# NB\_THRMDA 5,16 NB\_THRMDC 5,16 2200PF/50V NB\_THRMDO R410 0Ohm C406 100PF/50V C407 100PF/50V ATTM02G C408 0.1UF/10V OS#\_OC 16,24 R416 0Ohm Use ATTM02G R417 0Ohm Address 94H To EC Route H\_THERMDA and H\_THERMDC on the same layer ----OTHER SIGNALS 15 mils 10 mils **DC FAN Control** ======H\_THERMDA(10 mils) 10 mils =======H\_THERMDC(10 mils) +5VS 10 mils ======GND 15 mils ---OTHER SIGNALS Avoid FSB, Power D402 1N4148W C409 0.1UF/10V <sup>+</sup>CE801 R412 4.7KOhm 47UF/6.3V 4 Pin fan 븢 GND PN:12G17000004B CON401 4 SIDE2 R414 1 2 00hm 24 FAN\_PWM R415 1 2 00hm 24 FAN0\_TACH SIDE1 WtoB\_CON\_4P C411 100PF/50V C412 100PF/50V ₩ GND <Variant Name> Title: THER SENSOR & FAN Engineer: Chris\_Liu,Andy\_Guo ASUSTeK COMPUTER INC Size Project Name F5R Sheet 4















#### Cable Requirement: **LCD LVDS Interface** Impedence: 100 ohm +/- 10% **LCD Backlight Control** Length Mismatch <= 10 mils Twisted Pair(Not Ribbon) Maximum Length <= 16" **LCD Power** CON1001 WTOB\_CON\_30P R1003 LVDS\_YA1M LVDS\_YA1P LVDS\_YB0M 8 R1001 +3VS LCD L1001 80Ohm/100Mhz LVDS\_YA2M LVDS\_YA2P 19 21 8 LVDS\_CLKAM 8 LVDS\_CLKAP C1005 0.1UF/16V C1003 C1004 C1002 0.1UF/16V EDID\_CLK EDID\_DAT L100 +3VS\_LCD O-C1001 0.1UF/25V 1 A Q1002 8 LVDS\_VDD\_EN -O+3VS LCD 120Ohm/100Mhz R1005 100KOhm GND C1007 0.1UF P/N: 12G17001030D GND **INVERTER Interface** BIOS R1006 BACK\_OFF#:When user push "Fn+F7" button, BIOS active this pin to +3VS\_LCD R1007 17 USB PN5 24 LID\_EC# < turn off back light. 10KOhm BAT54AW L1005 90Ohm/100Mhz R1008 10KOhm L1006 80Ohm/100Mhz L1007 80Ohm/100Mhz C1009 LID 24 LCD BACK OFF# 0.01UF/50V 17 USB\_PP5 **SWITCH** 8 LVDS\_BACK\_EN 24,29,66,69 SUSB# **BIOS** L1008 1200hm/100Mhz INV\_DA: KBC output +5V USB4 11009 D/A signal (adjust voltage level) to L1010 \_\_\_\_ 2 120Ohm/100Mhz 80Ohm/100Mhz adjust Back light. C1011 0.1UF/16V c0402 <sup>+</sup>CE1001 10 10 12 12 14 16 × 16 18 × 20 × C1010 0.1UF/16V c0402 47UF/6.3V 24 INVTER\_DA L1015 L1013 120Ohm/100Mh 24 INVTER PWM 1 2 1200hm/100Mhz GND GND L1012 120Ohm/100Mhz WTOB\_CON\_20P 1000PF/50V C1012 C1013 C1014 C1015 C1016 C1017 05/22 PN:12G171010206 <Variant Name> GND MIC Title : LVDS & INVERTER Engineer: Chris\_Liu,Andy\_C ASUSTeK COMPUTER INC F5R





TOP M\_CLK\_DDR0 C1201 10PF/50V CON1201A 7,13,14 M\_A\_A[17:0] M\_A\_DQ[63..0] 7,13 102 A0 M\_CLK\_DDR#0 101 A1 100 A2 99 A3 98 A4 97 A5 92 A7 92 A7 93 A8 91 A9 1105 A10/AP 90 A11 89 A12 C1202 10PF/50V +1.8V M\_CLK\_DDR#1 C1204 2.2UF/6.3V CON1201B C1203 2.2UF/6.3V C1205 2.2UF/6.3V C1206 2.2UF/6.3V C1207 2.2UF/6.3V - 116 - 86 - 84 - 85 - 85 - A16\_BA2 VDD1 VDD2 VDD3 CF1201 111 470UF/2.5V 96 95 VDD4 VDD5 VDD6 VDD7 VDD8 107 106 110 115 30 8A1 S0# S1# 118 81 82 87 103 C1208 0.1UF/10V C1209 C1210 C1211 7,14 M\_CS#0 7,14 M\_CS#1 7 M\_CLK\_DDR1 7 M\_CLK\_DDR#1 7 M\_CLK\_DDR0 +3VS 0.1UF/10V 115 SU#
30 CK0
32 CK0
164 CK1#
166 CK1#
79 CKE0
108 RAS#
109 WE#
198 SA0
197 SCL
195 DA VDD9 VDD10 VDD11 88 +3VS 104 7 M\_CLK\_DDR#0 7,14 M\_CKE0 VDD12 R1203 4.7KOhm 199 VDDSPD 7,13,14 M\_A\_CAS# 7,13,14 M\_A\_RAS# 7,13,14 M\_A\_WE# C1212 C1213 2.2UF/6.3V 0.1UF/10V \*\* 83 NC1 NC2 NC3 NC3 NC4 NCTEST modify 0512 +1.8V MEM\_SENSOR < 123 125 2,4,13,17,20,28,29 SMB\_CLK\_S 2,4,13,17,20,28,29 SMB\_DAT\_S 135 137 124 126 134 136 141 143 151 153 140 142 M\_VREF\_DIMMO R1204 1KOhm 1% VREF 114 ODT0 119 ODT1 C1214 0.1UF/16V 7,14 M\_CKE2 201 201 GND0 202 GND1 7,13 M\_A\_DM[7:0] 10 DM0 26 DM1 52 67 DM2 130 DM3 147 DM5 170 DM6 185 DM7 × 203 × 204 NP\_NC1 NP\_NC2 R1201 180Ohm R1202 R1205 1KOhm 1% 47 133 183 77 12 48 0Ohm C1215 0.1UF/16V VSS2 VSS3 VSS4 VSS5 7,13 M\_A\_DQS[7:0] 13 DOS0 31 DOS1 51 DOS1 70 DOS2 70 DOS3 131 DOS3 148 DOS5 169 DOS5 188 DOS7 11 DOS40 29 DOS4 49 DOS42 68 DOS42 68 DOS42 167 DOS46 167 DOS46 167 DOS46 167 DOS46 168 DOS47 VSS6 VSS7 VSS8 VSS9 159 173 175 158 184 78 71 72 GND 72 VSS10 121 VSS11 122 VSS12 196 VSS13 193 VSS14 158 M 160 M 174 M 176 M 179 M 181 M 189 M 7,13 M\_A\_DQS#[7:0] VSS57 191 180 182 192 DDR\_DIMM\_200P DDR DIMM 200P PN:12G025122006 modify 05/24 -Variant Name> Title: DDR2 SO-DIMM1 Engineer: Chris\_Liu, Andy\_Guo ASUSTeK COMPUTER INC Size Project Name F5R


















REQU	REQUIRED STRAPS					SB600		SB460	
	AC_SDOUT	RTC_CLK	PCI_CLK4	PCI_CLK6	PCI_CLK0 PCI_	CLK1	PCI_CLK0	PCI_CLK1	
PULL HIGH	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	USE INT. PLL48	CPU IF=K8	ROM TYPE: H, H = PCI ROM H, L = SPI ROM		ROM TYPE: H, H = PCI ROI H, L = LPC I RO		
PULL LOW	IGNORE DEBUG	EXTERNAL RTC	EXTERNAL USE EXT. CPU IF=P4	L, H = LPC ROM L, L = FWH ROM	EFAULT	L, H = LPC II ROM L, L = FWH ROM			
	STRAPS DEFAULT		DEFAULT	DEFAULT			NOTE: FOR SB460, PCICLK[8:7] ARI CONNECTED TO SUBSTRATE BALLS PCICLK[1:0]		



## DEBUG STRAPS

15 RTC\_IRQ#

		<u> </u>									
	IDE_DACK#	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23				
PULL HIGH	USE LONG RESET DEFAULT	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	BOOTFAILTIMER DISABLED DEFAULT				
PULL LOW	USE SHORT RESET	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED				

+3VSUS

NOTE: R1925 PU RESISTOR FOR RTC IRQ# IS REQUIRED FOR SB600


TOKEEP THE INPUT FROM


FLOATING.


R1925 10KOhm


SB460 ONLY SB600 ONLY


NOTE: FOR SB460, PCI\_AD23 IS RESERVED














#2501 10KOhm


R2503 10KOhm

FA3/ BADDR1

Note: Sampled at VSTBY Power Up Reset

R2502 10KOhm


R2504 10KOhm





Title: ISA ROM


ASUSTek COMPUTER INC
Size Project Name
Custom F5R


Pate: 長期二十月 11, 2006 Sheet 25 of 71


























### For Bluetooth









Title: BlueTooth


ASUSTEK COMPUTER INC
Size Custom
F5R
Date: #BIDE: +111,2006
Sheet 36 of 71





# **Debug Port**












## For TPM Module





Title: TPM

ASUSTEK COMPUTER INC
Size Project Name Custom F5R
Date: 最新三、十月 11, 2006 Sheet 45 of 71

```
change list:
                                                                                         06-06-06
06-05-12
                                                                                         Page 5 Add resistor R514 accordintg to Frank's suggestion
 1. page16, add another thermal sensor schematic according to ATI demo schematic.
                                                                                         Page 8 Add resistor R828 accordintg to Frank's suggestion
 2.page32. delete PATA HDD connector according to ME request
                                                                                         Page 23 Add resistor R2311 for EMI request
 3. page 12.13.17.add mem_sensor according to ATI demo schematic
                                                                                         Page 23 change GND to GND AUDIO for EMI request
                                                                                         Page 3 Add C330 and C331 for EMI suggestion
06-05-15
                                                                                         Page 65 connect PR6507 pin 2 to +12VS
 1.Add the ITP function on page 2,20,24.
                                                                                         Page 24 delete 02407 for repeat
 2. Page 24 delete the PWRLIMIT# net (power part has delete the power limit function)
                                                                                         Page 29 Add R2905, unmout d2901 for cost down
                                                                                         Page 21 change U2102 for cost down
1.connect BATSEL 3S# to EC pin 40
                                                                                         Page 20 change U2001 for thermal request
05-06-17
                                                                                         06-06-07
1.pag39 delete sw3904 according to markeeting spec
                                                                                         Page 29 Modify the CON2901 schematic
2. page 22 add L2210 for layout request
                                                                                         Page 14 delete RN1405, CN1405
3.add L2303 for layout request
                                                                                         Page 16 connect VIN4 to R2902 for newcard shut down
06-05-18
1.page 32 update ODD connector CON3203 P/N
                                                                                         Page 17 connect USB OC#8 to D2904.D2905 FOR NEW CARD DETECT
                                                                                         Page 29 ADD R2902, D2904, D2905
2.PAGE 29 modify NEWCARD connector U2902 P/N
                                                                                         page 38 change pad3819 connect to GND for EMI request
06-05-19
                                                                                         Page 29 swap USB_PP6 and USB_PN6
1.page 32 update SATA connector CON3202 P/N
06-05-22
                                                                                         06-08
 1. page 5 change R510 to D501 according to F5X
                                                                                         page4 change CE401 P/N for hight limit
 2.page5 ADD R513 according to F5X
                                                                                         R1.1
  3.page 8 Remove L809, C811 according to ATI demo schematic
                                                                                         Page3 DNI CE301, CE302, CE303, CE304, CE305
  4. page10 mount L1011, unmount L1015 due to using the D/A inverter
                                                                                         Page4 R401,R406 change to 0 ohm
  5. page 15 remove R1524 due to SB600 (for Yonah)do not support H_PROCHOT
                                                                                                R513 cahnge to 220K ohm, Mount R514, DNI R511
  6. page 16 mount R1604 according to ATI suggestion
                                                                                                 add (L809 and C811) DNI for RC610
                                                                                         Page8
 7. Page 17 add R1733, R1733 according to ATI suggestion
                                                                                         Page16
                                                                                                 X1601 change to PN:07G010Q02501 for cost
  8.Page 30mount U3001,C3009 according to F5X
                                                                                                 R2201,R2203 change to Oohm DNI R2205,R2206 chenge U2201 P/N for cost down
                                                                                         Page 22
 9.Page 38 add screw hole and pad
                                                                                         page 24 R2404 change to 4.7Kohm
  10.Page 42 exchange TWSI_SCA and TWSI_SCL
                                                                                         Page27
                                                                                                   R2708 change to 0 ohm, change CON2702 P/N
06-05-23
                                                                                         Page 28
                                                                                                  Mount 02803 for BIOS request
 1.Page27 Add R2708 pull up resistor for Attansic request
                                                                                         Page30
                                                                                                 R3011,R3012 change to 0 ohm according to attansic demo schematic
 2.Page27 change C2702,C2703 to close to CON2702
                                                                                                 C3201, C3202 change to 0.01u
                                                                                         Page32
                                                                                         Page39
                                                                                                 Reverse CON3901 pin definition for ME request
06-05-24
                                                                                                 X4201 change to PN:07G010Q02501 for cost down
 1.page12 modify CON1201 P/N
                                                                                         Page 2 change R227 pull-up resistor from 200 ohm resistor to 470 ohm resistor according ATI suggestion
06-05-25
                                                                                         Page 5 remove D502 (for SB600, it is no need)
 1.Page38 add H3826 for lock fan
                                                                                         Page 8 chang 0803 from N-MOS to P-MOS, add 0804 for correction
 2. delete some screw hole and add pad3820, pad3821
                                                                                         Pagel1 correct HSYNC YSYNC the ESD prodection diodes connect to +5VS instead of +3vs.
06-05-26
                                                                                         page 15 add 8.2Kohm 5% pull-down resistor on A_RST# to ensure a logic low at initial power-on.
 1.page 38 add screw hole H3815 H3816
                                                                                         Page 16 Please leave pin SATA_RX1/2/3+/- unconnected, do not connected them to ground according to ATI suggestion
                                                                                         Page 16 remove R1609, RN1601according to ATI suggestion
 1.page 17 exchange net USB_PP5 and USB_PP3, exchange net USB_PN5 and USB_PN3
                                                                                         Page 17 change R1730, R1731, R1732 pull-up resistor to +3.3VSUS
 2.page 24 connect RF_ON_SW# to EC pin 25
                                                                                         page 38 add EMI finger
 3.page16 connect net BT_ON# to SB600 GPIO47
                                                                                         page 16 change C1611, C1612 from 24pf to 10pf
  4.page 16connect net 802 LED EN to GPIO55
                                                                                         R2.0
 5.page 16 connect net BT_LED_EN to GPIO56
                                                                                          page 2 ,24 add CPU throttle function for power team request (add Q2407)
06-05-30
                                                                                          page16 delete change net name CPPE EN, and delete its pull down resistor RN1604
 1.page 22 connect con2202 pin 5,pin6 to GND_AUDIO
                                                                                          page17 change net name CPPE_DET#, unmount R1730,R1731,R1732 for fix bug :cannot find ODD
06-06-01
                                                                                          page 22 exchange SPKL+ SPKL-, SPKR-, SPKR-, EAR_R EAR_L for correction, add R2219 for vista option
 1.Page 29 swap USB_PP6 and USB_PN6
                                                                                          Modify CON3001, CON2801, CON2703, H3801, H3802 P/N
 2.Page 30 swap USB_PP7 and USB_PN7
                                                                                          Modify R2102 value from 33ohm to 47ohm for correcting AC SDINO slew rate.
 3. Page 17 add pull up resistor R1735 and R1736, decoupling
                                                                                          Modify L1101,L1102,L1103 from bead to inductor 68nH for correction R G B signal rise time falling time and amplitude
  capacitor C1709 and C1710 on the USB_OC#01, USB_OC#23
  4.Page17 add test point T1725, T1726
 5.Page8 add test point T813
                                                                                                                                                                       -Variant Names
06-06-05
                                                                                                                                                                                            Title: change list
 1.page38 change H3807 P/N
                                                                                                                                                                                           Engineer: Chris_liu,Andy_C
                                                                                                                                                                       ASLISTAK COMPLITED INC
  2.page22 delete net GND JACK
  3.page23 delete net GND JACK and JP2302
                                                                                                                                                                                  F5R
```

