

```

library ieee;

use ieee.std_logic_1164.all;

entity fulls is
port
(
    a: in std_logic;
    b: in std_logic;
    bin: in std_logic;
    d: out std_logic;
    bor: out std_logic
);
end fulls;

architecture behave of fulls is
begin
    d<= (a xor b) xor bin;
    bor<= ((not a)and bin )or ((not a) and b) or (b and bin );
end behave;

```