

# **Real Time Systems – SS2016**

**Prof. Dr. Karsten Weronek**

**Faculty 2**

**Computer Science and Engineering**

STR9 microcontroller

In the exercises we will configure microcontroller.

We use the STR9 by STM.

This microcontroller is based on ARM966-E core at 96MHz.


It is old, inexpensive but has a bunch of components.

ARM has no production plants, they just sell licenses for their design.


Our chip was produced by ST Microelectronics.

This chip is not based on a "von Neumann Architecture" but on  
an "Havard Architecture": different Memory for Data and Code

The Havard Architecture is faster!



ref.: <http://www.netzmafia.de/skripten/mikrocomputer/kap1.html>



ref.: <http://www.netzmafia.de/skripten/mikrocomputer/kap1.html>

16/32-bit 96 MHz ARM9E based MCU

ARM966E-S RISC core:

Harvard architecture

5-stage pipeline


Tightly-Coupled Memories (SRAM and Flash)

Up to 96 MIPS directly from Flash memory

Single-cycle DSP instructions supported


Binary compatible with ARM7 code

Dual burst Flash memories, 32-bits wide





# Just to see ....

iOS Support Matrix		Updated on 3/23/2016 by @dorianroy		Original version by http://iossupportmatrix.com @iosupportmatrix		ARMv6		ARMv7		ARMv7s		ARMv8															
		iPhone 128MB June 2007	iPod touch 128MB September 2007	iPhone 3G 128MB July 2008	iPod touch 2nd gen 128MB September 2008	iPhone 3GS 256MB June 2009	iPod touch 3rd gen 256MB September 2009	iPad 256MB April 2010	iPhone 4 A4 512MB June 2010	iPod touch 4th gen A4 512MB September 2010	iPad 2 A5 512MB March 2011	iPhone 4s A5X 1GB October 2011	iPad 3 A5 512MB March 2012	iPod touch 5th gen A5 512MB September 2012	iPad mini A5 512MB October 2012	iPhone 5 A6 1GB September 2012	iPad 4 A6X 1GB October 2012	iPhone 5c A6 1GB September 2013	iPhone 5s A7 1GB September 2013	iPad Air A7 1GB October 2013	iPad mini 2 A7 1GB October 2013	iPhone 6 A8 1GB September 2014	iPhone 6 Plus A8 1GB September 2014	iPad Air 2 A8X 2GB October 2014	iPad mini 3 A7 1GB October 2014		
Device Compatibility																											
iPhone OS 1.0 Code name: Alpine, Heavenly, Little Bear, Snowbird, Oktoberfest																											
iPhone SDK 2.0 Code name: Big Bear, Sugarbowl, Timberline																											
iPhone SDK 3.0 Code name: Kirkwood, Northstar, Wildcat																											
iPhone SDK 4.0 Code name: Apex, Baker, Jasper, Phoenix, Durango																											
iOS 5 Code name: Telluride, Hoodoo																											
iOS 6 Code name: Sundance, Brighton																											
iOS 7 Code name: Innsbruck, Sochi																											
iOS 8 Code name: Okemo, OkemoTaos, OkemoZurs, Stowe, Copper																											
iOS 9 Code name: Monarch																											
Model ID																											
Key																											





At the heart of the ARM9 CPU is the instruction pipeline. The pipeline is used to process instructions taken from the program store. On the ARM7 a three-stage pipeline is used.



The ARM9 five-stage pipeline has independent fetch, decode, execute memory (read) and (memory) write stages

## Peripheral clock gating register 0 (SCU\_PCGR0)

Address offset: 14h

Reset value: 0000 00DBh

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved				MAC	USB 48M	USB	DMA	EXT_MEM _CLK	EMI	VIC	SRAM _ARBITER	SRAM	Res.	PFQ BC	FMI
				rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

## Peripheral clock gating register 1 (SCU\_PCGR1)

Address offset: 18h

Reset value: 0000 0000h

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved							RTC	GPIO 9	GPIO 8	GPIO 7	GPIO 6	GPIO 5	GPIO 4	GPIO 3	GPIO 2
							rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIO 1	GPIO 0	WIU	Res.	ADC	CAN	SSP 1	SSP 0	I2C 1	I2C 0	UAR T2	UAR T1	UAR T0	MC	TIM2 3	TIM0 1
rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw		rw	rw

## Peripheral reset register 0 (SCU\_PRR0)

Address offset: 1Ch

Reset value: 0000 1053h

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved			RST_PFQBC_AHB	RST_MAC	Res.	RST_USB	RST_DMA	Res.	RST_EMI	RST_VIC	RST_SRAM_ARBITER	Res.	RST_PFQBC	RST_FMI	
			rw	rw		rw	rw		rw	rw	rw		rw	rw	


## Peripheral reset register 1 (SCU\_PRR1)

Address offset: 20h

Reset value: 0000 0000h

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved							RST_RTC	RST_GPIO9	RST_GPIO8	RST_GPIO7	RST_GPIO6	RST_GPIO5	RST_GPIO4	RST_GPIO3	RST_GPIO2
							rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RST_GPIO1	RST_GPIO0	RST_WIU	Reserved	RST_ADC	RST_CAN	RST_SSP1	RST_SSP0	RST_I2C1	RST_I2C0	RST_UART2	RST_UART1	RST_UART0	RST_MC	RST_TIM23	RST_TIM01
rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

# The (bus) architecture of the STR9




The STR9 has three internal busses. IA high speed bus which connects the CPU to the on-chip memory and complex peripherals the remaining peripherals are connected to two separate peripheral busses.


- GPIO 0 - 9
- All GPIO pins are 5V tolerant.
- I/O port drivers may be configured as push-pull or as open collector.
- Some peripheral functions have bi-directional functionality such as I2C data and clock lines.
- Only Port 4 bits 0...7 have an ADC input.
- All ports when configured for Input mode are in high impedance.
- Alternate Input functions default to open and on P0 - P7 are controlled by SCU GPIOIN control registers.
- Alternate Output functions on P0 - P7 are configured via SCU GPIOOUT control registers that select from one of 3 output functions.
- The GPIO ports have no internal or programmable pull-up resistors.



- Programmable prescaler:  $f_{PCLK}$  divided by 1 to 256 in steps of 1
- Overflow status flag and maskable interrupt
- External clock inputs with the choice of active edge
- Output compare functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated programmable signals
  - 2 dedicated status flags
  - 1 maskable interrupt
- Input capture functions with:
  - 2 dedicated 16-bit registers
  - 2 dedicated active edge selection signals
  - 2 dedicated status flags
  - 1 maskable interrupt
- Pulse Width Modulation output mode (PWM)
- One Pulse mode (OPM)
- PWM input mode (PWMI)
- 5 alternate functions
- DMA support







## Pulse width modulation mode

Pulse Width Modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the TIM\_OC1R and TIM\_OC2R registers.

The Pulse Width Modulation mode uses the complete Output Compare 1 function plus the TIM\_OC2R register.

### Procedure


To use pulse width modulation mode select the following in the CR1 register:

- Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC1R register.
- Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC2R register.
- Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
- Set the PWM bit.
- Select the timer clock (ECKEN) and the prescaler division factor (CC[7:0]).
- Load the OC2R register with the value corresponding to the period of the signal.
- Load the OC1R register with the value corresponding to the length of the pulse if (OLVL1 = 0 and OLVL2 = 1).

If OLVL1 = 1 and OLVL2 = 0 the length of the pulse is the difference between the OC2R and OC1R registers.

The OC<sub>i</sub>R register value required for a specific timing application can be calculated using the following formula:

$$\text{OC}_i\text{R Value} = \frac{t \cdot f_{\text{PCLK}}}{t_{\text{PRESC}}} - 5$$



1. In the top part of [Figure 47](#), OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1.
2. In the middle part of [Figure 47](#), OC1R = OC2R = 0010h, OLVL1 = 1, OLVL2 = 0.
3. In the bottom part of [Figure 47](#), OC1R = FFFCh, OC2R = 0004h, OLVL1 = 1, OLVL2 = 0.

- it is not possible to develop software directly on the microcontroller
- you have to develop the software on a PC
- you have to compile/build the software on a PC
  - therefore you need a so called cross-compiler
- then you have to deploy the executable onto the microcontroller
  - this is called "to flash"

To do this the following tool chain is provided

## For the cross compile gcc is used

- the compiler runs on the PC (x86 von Neumann architecture) as the build platform but
- the target platform is a STR9 with ARM7 (Havard) architecture

## To build the software we use make

- a makefile is a file that defines in which order all SW-components have to be compiled and have to be linked together
- in the exercises, you just type make in the correct directory
  - where the sources and the make-file is available.

## To connect to the chip

- The tool openocd is provided to connect to the chip and to enable to flash the using str9flash.pl

part of the exercise code:

```
asm(" \n  
    MRS r0, cpsr    \n \n  
    ORR r0, r0, #0x00000040    \n \n  
    AND r0, r0, #0xffffffff7f    \n \n  
    MRR cpsr_c, r0 \n \n  
");
```