

## **OpenACC introduction (part 2)**

Aleksei Ivakhnenko



#### **Contents**

- Understanding PGI compiler output
  - Compiler flags and environment variables
  - Compiler limitations in dependencies tracking
- Organizing data persistence regions using data directives
- Data clauses
- Profiling GPU kernels in OpenACC application
  - *Time* option
  - PGI ACC TIME environment variable
  - Profiling with pgprof.
- Hands-on:
  - "Fill-in" exercise on implementing wave propagation stencil in OpenACC (wave13pt).
  - Adding OpenACC directives step by step



#### PGI accelerator info

aivahnenko@tesla-cmc:~\$ pgaccelinfo Maximum Block Dimensions: 1024, 1024, 64

Maximum Grid Dimensions: 2147483647 x 65535 x 65535

CUDA Driver Version: 7000 Maximum Memory Pitch: 2147483647B

NVRM version: NVIDIA UNIX x86 64 Kernel Module 346.46 Texture Alignment: 512B

Tue Feb 17 17:56:08 PST 2015 Clock Rate: 745 MHz

Execution Timeout: No

Device Number: 0 Integrated Device: No

Device Name: Tesla K40c Can Map Host Memory: Yes

Device Revision Number: 3.5 Compute Mode: default

Global Memory Size: 12884705280 Concurrent Kernels: Yes

Number of Multiprocessors: 15 ECC Enabled: No

Number of SP Cores: 2880 Memory Clock Rate: 3004 MHz
Number of DP Cores: 960 Memory Bus Width: 384 bits

Concurrent Copy and Execution: Yes L2 Cache Size: 1572864 bytes

Total Constant Memory: 65536 Max Threads Per SMP: 2048

Total Shared Memory per Block: 49152 Async Engines:

Registers per Block: 65536 Unified Addressing: Yes

Warp Size: 32 Managed Memory: Yes

Maximum Threads per Block: 1024 PGI Compiler Option: -ta=tesla:cc35



## **Compiler info flags**

-Minfo[=all|accel|ccff|ftn|inline|intensity|ipa|loop|lre|mp|opt|par|pfo|stat|time|unified|vect]-Generate informational messages about optimizations

all -Minfo=accel,inline,ipa,loop,lre,mp,opt,par,unified,vect

accel Enable Accelerator information

ccff Append information to object file

• ftn Enable Fortran-specific information

inline Enable inliner information

intensity Enable compute intensity information

• ipa Enable IPA information

loop Enable loop optimization information

Ire Enable LRE information

mp Enable OpenMP information

• opt Enable optimizer information

• par Enable parallelizer information

pfo Enable profile feedback information

stat Same as -Minfo=time

• time Display time spent in compiler phases

unified Enable unified binary information

vect Enable vectorizer information



## Compiler profiling flags



-

Mprof[=[no]ccff|dwarf|func|lines|time|mpich|sgimpi|mpich1|mpich2|mvapich1] Generate additional code for profiling; implies -Minfo=ccff

• [no]ccff Enable (disable) CCFF information

dwarf Add limited DWARF info sufficient for performance profilers

func
 Function-level profiling

lines
 Line-level profiling

time Sample-based instruction-level profiling

mpich Profile with default MPICH v3.0; implies -Mmpi=mpich

sgimpi Profile with default SGI MPI; implies -Mmpi=sgimpi

mpich1 DEPRECATED: Use MPIDIR for MPICH1; implies -Mmpi=mpich1

mpich2 DEPRECATED: Use MPIDIR for MPICH2; implies -Mmpi=mpich2

mvapich1 DEPRECATED: Use MPIDIR for MVAPICH1; implies -Mmpi=mvapich1



## **Compiler target flags**

#### Choose target accelerator -ta=

tesla Select NVIDIA Tesla accelerator target

cc20 Compile for compute capability 2.0 cc30 Compile for compute capability 3.0

cc35 Compile for compute capability 3.5 cc50 Compile for compute capability 5.0

cuda6.5 Use CUDA 6.5 Toolkit compatibility (default)

cuda7.0 Use CUDA 7.0 Toolkit compatibility

fastmath Use fast math library

[no]flushz Enable flush-to-zero mode on the GPU

[no]fma Generate fused mul-add instructions (default at -O3)

Keep kernel .bin files keepbin Keep kernel source files keepgpu keepptx Keep kernel .ptx files

[no]lineinfo Generate GPU line information

[no]llvm Use LLVM back end

loadcache Choose what hardware level cache to use for global memory loads

Use L1 cache Use L2 cache

Set maximum number of registers to use on the GPU maxregcount:<n>

Set default to pin host memory pin Generate relocatable device code [no]rdc

[no]unroll Enable automatic inner loop unrolling (default at -O3)

Enable beta code generation features beta

nvidia is a synonym for tesla nvidia



#### **Environment variables**

- ACC\_NOTIFY
- PGI\_ACC\_TIME
- ACC\_DEVICE\_TYPE
- ACC\_DEVICE\_NUM



## Dependency tracking

- PGI compiler tracks data dependencies
  - Generates output info for dependent data preventing parallel execution
    - ✓ Helps to find code regions which have to be rewritten
  - Possible misinterpreting of code leads to sequential execution
    - ✓ Separate compilation
    - √ C/C++ pointers do not provide array length info



## Dependency example

```
dependency.cpp:
int n=1000;
float* a=(float*)malloc(n*sizeof(float));
float* b=(float*)malloc(n*sizeof(float));
float* c=(float*)malloc(n*sizeof(float));
for (int i=0; i<n; i++)</pre>
    a[i]=(float)rand()/RAND_MAX;
    b[i]=(float)rand()/RAND_MAX;
vecadd(a, b, c, n);
free (a);
free (b);
free (c);
```



## Dependency example

```
dependency_vecadd.hpp:
void vecadd (float* a, float *b, float *c, int n);
dependency_vecadd.cpp:
void vecadd (float* a, float *b, float *c, int n)
          #pragma acc parallel
          for (int i=0; i<n; i++)</pre>
                    c[i]=a[i]+b[i];
```

## **Compiler output**

```
aivahnenko@tesla-cmc:~/scratch/openacc/dependency$ make
pgc++ dependency vecadd.cpp -c -acc -Minfo=accel -ta=nvidia,time -o
dependency_vecadd.o
dependency vecadd.cpp:
vecadd(float *, float *, float *, int):
      2, Accelerator kernel generated
         Generating Tesla code
        Generating copyout(c[:n])
         Generating copyin(a[:n],b[:n])
     4, Complex loop carried dependence of b->,a-> prevents parallelization
         Loop carried dependence of c-> prevents parallelization
         Loop carried backward dependence of c-> prevents vectorization
```



## Resolved dependency example1

```
dependency_vecadd.hpp:
void vecadd (float* a, float *b, float *c, int n);
dependency vecadd.cpp:
void vecadd (float* a, float *b, float *c, int n)
          #pragma acc parallel loop independent
          for (int i=0; i<n; i++)</pre>
                    c[i]=a[i]+b[i];
```



## Resolved dependency example2

```
dependency_vecadd.hpp:
void vecadd (float * restrict a, float * restrict b, float * restrict c, int n);
dependency vecadd.cpp:
void vecadd (float * restrict a, float * restrict b, float * restrict c, int n)
          #pragma acc parallel
          for (int i=0; i<n; i++)</pre>
                    c[i]=a[i]+b[i];
```



## Resolved dependency example3

```
pgc++ dependency_vecadd.cpp -c -acc -
Minfo=accel -ta=nvidia,time -o
dependency_vecadd.o -Msafeptr
```

## **Compiler output**

```
aivahnenko@tesla-cmc:~/scratch/openacc/dependency$ make
pgc++ dependency_vecadd.cpp -c -acc -Minfo=accel -ta=nvidia,time -o
dependency_vecadd.o
resolved_dependency_vecadd1.cpp:
vecadd(float *, float *, float *, int):
    2, Accelerator kernel generated
        Generating Tesla code
        4, #pragma acc loop gang, vector(128) /* blockIdx.x threadIdx.x */
    2, Generating copyout(c[:n])
        Generating copyin(a[:n],b[:n])
```



### **Combined directives**

```
Fortran
!$acc parallel loop [clause...]
          do loop
[!$acc end parallel loop]

!$acc kernels loop [clause...]
          do loop
[!$acc end kernels loop]
```



## **Arrays**

#### **Fortran**

Syntax: array (begin: end)

Examples: a(:,:), a(1:100, 2:n)

Remember that C and Fortran arrays indices are calculated differently.

C

Syntax: array [begin : length]

Examples: a[2:n] // a[2], a[3], ..., a[2+n-1]



#### **Data clauses**

#### **Data clauses**

- copy\*(list)
- some create(list)
- present(list)
- present\_or\_copy\*(list)
- present\_or\_create(list)
- deviceptr(list)
- private(list)
- firstprivate(list)

\*<blank>|in|out



```
int a [1000];
int b [1000];
#pragma acc parallel
    for (int i=0; i<1000; i++)
        a[i] = i - 100 + 23;
#pragma acc parallel
    for (int j=0; j<1000; j++)</pre>
        b[j] = a[j] - j - 10 + 213;
```

Parallel directives are separated and this would require individual data copies for all kernels

```
pgcc no_region.c -acc -Minfo=accel -ta=nvidia,time -o no_region
no_region.c:
main:
     10, Accelerator kernel generated
         Generating Tesla code
         11, #pragma acc loop vector(128) /* threadIdx.x */
     10, Generating copyout(a[:])
     11, Loop is parallelizable
     16, Accelerator kernel generated
         Generating Tesla code
         17, #pragma acc loop vector(128) /* threadIdx.x */
     16, Generating copyout(b[:])
         Generating copyin(a[:])
     17, Loop is parallelizable
```



```
Accelerator Kernel Timing data
/scratch/aivahnenko/openacc/examples/data regions/no region.c
 main NVIDIA devicenum=0
   time(us): 97
   10: compute region reached 1 time
       10: kernel launched 1 time
            grid: [1] block: [128]
            device time(us): total=5 max=5 min=5 avg=5
            elapsed time(us): total=594 max=594 min=594 avg=594
   10: data region reached 1 time
   16: compute region reached 1 time
        16: kernel launched 1 time
            grid: [1] block: [128]
            device time(us): total=7 max=7 min=7 avg=7
            elapsed time(us): total=58 max=58 min=58 avg=58
   16: data region reached 2 times
       16: data copyin transfers: 1
             device time(us): total=19 max=19 min=19 avg=19
       16: data copyout transfers: 1
             device time(us): total=51 max=51 min=51 avg=51
   21: data region reached 1 time
        21: data copyout transfers: 1
             device time(us): total=15 max=15 min=15 avg=15
```

Copying time 19+51+15 85



```
int a [1000];
int b [1000];
#pragma acc data copyout (a[0:1000],b[0:1000])
    #pragma acc parallel
        for (int i=0; i<1000; i++)</pre>
             a[i]=i-100+23;
    #pragma acc parallel
        for (int j=0; j<1000; j++)</pre>
             b[j]=a[j]-j-10+213;
```

Parallel directives are inside the data region.This would require only one data transfer

```
pgcc region.c -acc -Minfo=accel -ta=nvidia, time -o region
region.c:
main:
      9, Generating copyout(a[:],b[:])
     11, Accelerator kernel generated
         Generating Tesla code
         12, #pragma acc loop vector(128) /* threadIdx.x */
         Loop is parallelizable
     17, Accelerator kernel generated
         Generating Tesla code
         18, #pragma acc loop vector(128) /* threadIdx.x */
         Loop is parallelizable
```



```
Accelerator Kernel Timing data
/scratch/aivahnenko/openacc/examples/data regions/region.c
 main NVIDIA devicenum=0
   time(us): 76
   9: data region reached 1 time
   11: compute region reached 1 time
       11: kernel launched 1 time
            grid: [1] block: [128]
            device time(us): total=6 max=6 min=6 avg=6
            elapsed time(us): total=547 max=547 min=547 avg=547
   17: compute region reached 1 time
       17: kernel launched 1 time
            grid: [1] block: [128]
            device time(us): total=7 max=7 min=7 avg=7
            elapsed time(us): total=35 max=35 min=35 avg=35
   23: data region reached 1 time
        23: data copyout transfers: 2
             device time(us): total=63 max=52 min=11 avg=31
```

Copying time 63 Lower by 26%



## **Profiling**

- Profiling code gives you a solid understanding of what is going on
  - Most heavy regions, bottlenecks
- Different profilers to use with CUDA
  - pgprof
  - nvprof
  - nvvp
  - Nvidia command-line profiler
  - time compiler option
  - PGI\_ACC\_TIME environment variable




## nvprof

==8827==	==8827== Profiling application: ./resolved_dependency1						
==8827==	Profiling	result:					
Time(%)	Time	Calls	Avg	Min	Max	Name	
62.70%	11.778us	2	5.8890us	5.5690us	6.2090us	[CUDA memcpy HtoD]	
23.51%	4.4160us	1	4.4160us	4.4160us	4.4160us	[CUDA memcpy DtoH]	
13.80%	2.5920us	1	2.5920us	2.5920us	2.5920us	_Z6vecaddPfS_S_i_2_gpu	
	API calls:						
Time(%)	Time	Calls	Avg	Min	Max	Name	
85.84%	386.32ms	1	386.32ms	386.32ms	386.32ms	cuCtxCreate	
13.56%	61.040ms	1	61.040ms	61.040ms	61.040ms	cuMemHostAlloc	
0.24%	1.0889ms	1	1.0889ms	1.0889ms	1.0889ms	cuMemAllocHost	
0.21%	941.06us	4	235.26us	9.8680us	479.28us	cuMemAlloc	
0.05%	239.55us	1	239.55us	239.55us	239.55us	cuModuleLoadData	
0.02%	78.488us	9	8.7200us	3.0380us	30.140us	cuEventRecord	
0.02%	72.419us	2	36.209us	20.628us	51.791us	cuMemcpyHtoDAsync	
0.01%	67.319us	1	67.319us	67.319us	67.319us	cuStreamCreate	
0.01%	65.466us	1	65.466us	65.466us	65.466us	cuLaunchKernel	
0.01%	42.055us	5	8.4110us	1.5540us	17.727us	cuEventSynchronize	
0.00%	21.269us	1	21.269us	21.269us	21.269us	cuMemcpyDtoHAsync	
0.00%	14.038us	4	3.5090us	1.0750us	8.6130us	cuEventCreate	
0.00%	11.670us	8	1.4580us	526ns	4.5340us	cuDeviceGet	
0.00%	10.901us	4	2.7250us	2.1980us	3.8630us	cuEventElapsedTime	
0.00%	10.766us	2	5.3830us	1.0050us	9.7610us	cuDeviceGetCount	
0.00%	10.668us	1	10.668us	<b>10.</b> 668us	<b>10.668us</b>	cuModuleGetFunction	
0.00%	10.495us	3	3.4980us	2.0350us	6.0010us	cuStreamSynchronize	
0.00%	5.1980us	4	1.2990us	367ns	3.3090us	cuDeviceComputeCapability	
0.00%	2.4950us	1	2.4950us	2.4950us	2.4950us	cuDriverGetVersion	
0.00%	2.1270us	2	1.0630us	587ns	1.5400us	cuCtxGetCurrent	
0.00%	1.1050us	1	1.1050us	1.1050us	1.1050us	cuCtxSetCurrent	
0.00%	931ns	1	931ns	931ns	931ns	cuCtxAttach	




#### **NVVP**





## pgprof





## Mapping to CUDA blocks and threads

- Inlying loops generate multi-dimensional blocks and grids
  - In general: gang -> blocks, vector -> threads
- Example: 2D loop -> grid[100x200], block[16x32]

```
#pragma acc kernels loop gang(100), vector(16)

for( ... )

#pragma acc loop gang(200), vector(32)

for( ... )

200 blocks in a row (Y direction)

200 blocks in a column (X direction)

32 threads in a column
```



## Mapping to CUDA blocks and threads

```
#pragma acc kernels
    for (int i = 0; i < n; i++)
        y[i] += a*x[i];
#pragma acc kernels loop gang(100) vector(128)
    for (int i = 0; i < n; i++)</pre>
        y[i] += a*x[i];
#pragma acc parallel num_gangs(100) vector_length(128)
    #pragma acc loop gang vector
        for (int i = 0; i < n; i++)
            y[i] += a*x[i];
```

n/32 blocks, 32 threads each by default

100 blocks of 128 threads, each thread executes one iteration of a loop with kernels directive

100 blocks of 128 threads, each thread executes one iteration of a loop with parallel directive

## #pragma acc parallel num gangs(100) for (int i = 0; i < n; i++)</pre> y[i] += a\*x[i];#pragma acc parallel num gangs(100) #pragma acc loop gang for (int i = 0; i < n; i++)

y[i] += a\*x[i];

# Mapping to CUDA blocks and threads

100 blocks, 32 threads each by default

100 blocks, 32 threads each by default



## Mapping to CUDA blocks and threads

Each thread can execute one or more iterations of the loop. This depends on the mapping parameters. Executing several iterations can increase the performance by lowering the initialization time

```
#pragma acc kernels loop gang(100) vector(128)
    for (int i = 0; i < n; i++)
        y[i] += a*x[i];</pre>
```

```
#pragma acc kernels loop gang(50) vector(128)
    for (int i = 0; i < n; i++)
        y[i] += a*x[i];</pre>
```

100 blocks, 128 threads each

50 blocks, 128 threads each