

ECEN 240 Brother Jack!

Analog - continuous

Digital - 0{or}1 → on {or} off

Chapter 1: Intro to Digital Systems Design

Digital → binary values

Analog → continuous range

Combinational circuit → simple & direct function of their inputs

Sequential circuit → possesses memory

↳ information + state = outcome

♡♡

Isabel

Mooney



Aly

EE 2002 001
EE 2002 002
EE 2002 003

EE 2002 004
EE 2002 005
EE 2002 006



EE 2002 007
EE 2002 008
EE 2002 009

EE 2002 010
EE 2002 011
EE 2002 012



Chapter 2 - Number Systems & Binary

Encablog

$$935 = 7 \times 10^2 + 3 \times 10^1 + 5 \times 10^0$$

$$73.502 = 7 \times 10^1 + 3 \times 10^0 + 5 \times 10^{-1} + 2 \times 10^{-3}$$

$$52.1_8 = 5 \times 8^1 + 2 \times 8^0 + 1 \times 8^{-1} = 40 + 2 + 1/8 = 42.125_{10}$$

2.1.1 Conversion from Decimal to other Bases

$112_{10} \rightarrow$ base 6?

$$\begin{array}{r}
 \underline{-108} \\
 3 \times 6^2 \\
 -\quad 0 \\
 \hline
 4
 \end{array}
 \qquad
 \begin{array}{l}
 0 \times 6^1 \\
 = 304_6
 \end{array}$$

1. Determine highest power of ϵ that is less than 112
 2. Use ϵ' less than the r. 4
 3. Repeat for b°

$12.625_{10} \rightarrow$ base 2?

$$\begin{array}{r} 12.625 \\ - 8 \\ \hline \end{array} \quad (1 \times 2^3)$$

$$\begin{array}{r} \underline{4.625} \\ - 4 \end{array} \quad (1 \times 2^2) = 1100.101_2$$

$$0.625$$

$$-\underline{0.5} \quad (1 \times 2^{-1})$$

$$\begin{array}{r} 0.125 \\ - 0.125 \\ \hline 0 \end{array} \quad (1 \times 2^{-3})$$



1010111 +
A F

2.2 Hexadecimal

Digit Symbol | Decimal Equivalent

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
A	10
B	11
C	12
D	13
E	14
F	15

$$1AZF_{16} = 1 \times 16^3 + 10 \times 16^2 + 2 \times 16^1 + 15 \times 16^0 = 6,703_{10}$$

$$FF_{16} = 15 \times 16^1 + 15 \times 16^0 = 255_{10}$$

0000 1010 0110 1000
 ↓ ↓ ↓ ↓
 OA68₁₆

* Remember to add zeros to the left of binary to make groups of 4 before converting to hex.

$$FADE27_{16} = 1111\ 1010\ 1101\ 1110\ 0010\ 0111_2$$

2.3 Binary-Coded Decimal

263₁₀
 ↓ ↓ ↓
 0010 0110 0011_{BCD}

$$263_{10} = 100000111_2$$

2.4.1 ASCII Codes

"American Standard Code for Information Interchange"

* Table in Appendix A *

ex; Hex value Character

40	@
41	A
42	B

2.4.2 Gray Codes

Two adjacent values in the code differ by a single bit.
 Not unique, many ways to write them.

ex:

Decimal Value	Gray Code
0	000
1	001
2	011
3	010
4	110
5	111
6	101
7	100

(7 also loops back to 0)

ex:

Decimal	Gray Code
0	001
1	011
2	010
3	110
4	100
5	000
6	001
7	101

* ON EVERY TEST *

Ex; largest number possible in x bits: $2^x - 1$

largest w/ 6 bits: $2^6 - 1 = 64 - 1 = 63$

How many numbers can 6 bits represent? : 64

(includes zero)

Class :

$$213_{10} = \underline{\quad} \underline{\quad} \underline{\quad}_2$$

$$\begin{array}{cccccccccc} 256 & 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ 128 & 192 & 208 & & & & & & \end{array}$$

$$11010_2 = 16 + 8 + 2 = 26$$

$$1.) 0.1_2 = \frac{1}{2} = 0.5$$

$$3.) 0.101_2 = \frac{1}{2} + \frac{1}{8} = \frac{5}{8} = 0.625$$

11 W

Carlson

1.) 00111001110₂

2.) decimal value of AC₁₆

$$10 \cdot 16^{\text{th}} + 12 \times 16^{\text{th}}$$

$$367_{16} = 0 \times 367_5$$

Why?

ABE

$$10 \times 16^2 + 11 \times 16^1 + 14 \times 16^0 = 2750$$

$$32168421 \\ 111011 = 59$$

B88

10119000 1000

128
256 64 32 16 8 4 2 1
| | | | | | | |

1,309₁₀ → binary

$$1,309/2 = 1$$

$$654 / 2 = 0$$

$$327/2 = 1$$

$$163/2 = \Phi$$

$$8\$ = 1$$

0

0

6

2

1

$$⑨. \quad E_{16} = 14$$

$$10. \quad 43,346_{10}$$

A952

$$\begin{array}{r}
 43,346 \\
 - 40960 \\
 \hline
 2386 \\
 - 2304 \\
 \hline
 82 \\
 - 80 \\
 \hline
 2
 \end{array}
 \qquad
 \begin{array}{r}
 10 \times 16 \\
 \times 3 \\
 \hline
 9 \times 16^2
 \end{array}$$

Chapter 4

* in computer $\rightarrow x' = x$

4.1 Intro to Boolean Algebra and Truth Tables

A	B	$A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

AND

A	B	$A + B$
0	0	0
0	1	1
1	0	1
1	1	1

OR

A	A'
0	1
1	0

NOT

4.2 Truth Tables for Arbitrary Functions

A	B	F
0	0	1
0	1	0
1	0	0
1	1	1

$$F = A' \cdot B' + A \cdot B$$

A	B	F
0	0	0
0	1	0
1	0	1
1	1	0

$$F = A \cdot B'$$

A	B	F
0	0	1
0	1	1
1	0	1
1	1	1

$$\begin{aligned} F &= A' \cdot B' + A' \cdot B + A \cdot B' + A \cdot B \\ \text{or } F &= 1 \end{aligned}$$

Order of operations \rightarrow NOT, then AND, then OR

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$F = A' \cdot B \cdot C + A \cdot B' \cdot C + A \cdot B \cdot C' + A \cdot B \cdot C$$

$$\text{or } F = A'BC + AB'C + ABC' + ABC$$

4.4 Converting Boolean Functions to Truth Tables

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$$F = A + A'B$$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$$\begin{aligned} BC &\{ 01 \\ &\quad 10 \\ &\quad 11 \} \\ BC &\{ 11 \\ &\quad 10 \\ &\quad 01 \} \\ BC &\{ 11 \\ &\quad 10 \\ &\quad 01 \\ &\quad 00 \} \end{aligned}$$

$$F = AB + BC$$

The '111' row is covered by both AB as well as BC

4.5 Boolean identities and Theorems

Single Variable Theorem

$$A \cdot 0 = 0 \quad \begin{array}{c|c} A & 0 \\ \hline 0 & 0 \\ 0 & 0 \end{array} \quad \begin{array}{c|c} A \cdot 0 = 0 \\ \hline 0 & 0 \\ 0 & 0 \end{array}$$

$$A \cdot 1 = A \quad \begin{array}{c|c} A & 1 \\ \hline 0 & 1 \\ 1 & 1 \end{array} \quad \begin{array}{c|c} A \cdot 1 = A \\ \hline 0 & 0 \\ 1 & 1 \end{array}$$

$$\begin{array}{l} A + 0 = A \\ A + 1 = 1 \end{array}$$

$$A' \cdot A = 0$$

$$A' \cdot A \quad \begin{array}{c|c} A' & A \\ \hline 1 & 0 \\ 0 & 1 \end{array} \quad \begin{array}{c|c} A' \cdot A = 0 \\ \hline 0 & 0 \end{array}$$

$$A' + A = 1$$

$$A' + A \quad \begin{array}{c|c} A' & A \\ \hline 1 & 0 \\ 0 & 1 \end{array} \quad \begin{array}{c|c} A' + A = 1 \\ \hline 1 & 1 \end{array}$$

4.5.2 Two-Variable Theorem

$$A + A'B = A + B$$

A	B	$A'B$	$A+A'B$	$A+B$
0	0	0	0	0
0	1	0	0	1
1	0	0	1	1
1	1	0	1	1

$\nwarrow \swarrow$

$A + A'B = A + B$

Can be used to prove more complex theorem:

$$(N + M + K') + (N + M + K')' \cdot WXY =$$

$$(N + M + K') + WXY$$

where $(N + M + K') \rightarrow A$ and $WXY \rightarrow B$

$$A(A' + B) = AB$$

4.5.3 Commutative, Associative, and Distributive Theorem

$$\begin{aligned} A \cdot B &= B \cdot A \\ (A \cdot B) \cdot C &= A \cdot (B \cdot C) \\ A + B &= B + A \\ (A + B) + C &= A + (B + C) \end{aligned}$$

Distributive Law: (Two theorems)

$$\begin{aligned} A(B+C) &= AB + AC \\ A+BC &= (A+B)(A+C) \\ \hookrightarrow AA + AB + AC + BC &= \\ \hookrightarrow A + AB + AC + BC &= F \end{aligned}$$

\hookrightarrow $AB + AC$ is already covered by A . A has to be true for either AB or AC to be true, so might as well just write A

4.5.4 The Simplification Theorem:

$$\begin{aligned} AB' + AB &= A \longrightarrow A(B' + B) = A(1) = A \\ (A+B')(A+B) &= A \\ \hookrightarrow AA + AB + AB' + B'B &= \\ \hookrightarrow A + A + 0 &= A \end{aligned}$$

4.6 Summary of the Boolean Theorem

$$\begin{aligned} A \cdot 0 &= 0 \\ A \cdot 1 &= A \\ A \cdot A' &= 0 \\ A + A'B &= A + B \\ AB &= BA \\ (AB)C &= A(BC) \\ A(B+C) &= AB + AC \\ AB' + AB &= A \end{aligned}$$

$$\begin{aligned} A + 1 &= 1 \\ A + 0 &= A \\ A + A' &= 1 \\ A(A'+B) &= AB \\ A + B &= B + A \\ (A+B) + C &= A + (B+C) \\ A + BC &= (A+B)(A+C) \\ (A+B')(A+B) &= A \end{aligned}$$

Class 1/17/2024




$$F = A' + BC$$

A	B	C	A'	BC	$F = A' + BC$
0	0	0	1	0	1
0	0	1		0	1
0	1	0		0	1
0	1	1		1	1
1	0	0		0	0
1	0	1		0	0
1	1	0		0	0
1	1	1		1	1

ex; Design belt buzzer for car


- 1.) Car on/off
- 2.) Seat belt attached/unattached
- 3.) Seat is empty




3, 6, 9, 12

$$F = A' + BC$$


A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



A	B	C	F	$F = A'B'C + AB'C' + ABC'$
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	1	




Chapter 5: Logic Gates




5.2 Transistors - The Building Blocks of Gates


N-type field-effect transistor



P-type FET transistor



5.2.1 Building An Inverter Using FET's



5.3 Other 2-Input Gates


NAND (Not-AND) (anything but and)

A	B	$F = (AB)^1$
0	0	1
0	1	1
1	0	0
1	1	0



NOR (Not-or) (False when anything is true)

A	B	$F = (A+B)^1$
0	0	1
0	1	0
1	0	0
1	1	0



Exclusive-OR (XOR) (anything but or)

A	B	$F = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0




An Equivalence Gate (XNOR Gate) \rightarrow NOT-XOR

A	B	$F = (A == B)$
0	0	1
0	1	0
1	0	0
1	1	1

* $A == B$ *

multi-input Gates



12-input AND gate

Alternate Symbols

NOR :

NAND :


AND :

OR :

NOT :

Mixed :

Multi-level logic



$$G = AB + ACDE + ACF$$

Time to react :
 $t_{AND4} + t_{OR3}$



$$G = A[B + C(DE + F)]$$

time to react :
 $t_{AND2} + t_{OR2} + t_{AND2} + t_{OR2} + t_{AND2}$

Considerations : Speed of logic \rightarrow #1 is faster

Circuit area \rightarrow #1 less gates

\hookrightarrow #2 less transistors

	Two-level circuit	Multi-level circuit
level of logic	2	5
Delay	$t_{AND4} + t_{OR3}$	$3 \times t_{AND2} + 2 \times t_{OR2}$
Gate Count	4	5
Gate inputs	12	10
Largest Gate	4 input	2 input

Multi-level can be converted to other, and
 visa versa

$$AB + ACDE + ACF = A[B + C(DE + F)]$$

~ 3-level logic

DeMorgan's \rightarrow Flip bubbles + Gate \rightarrow same

$$\Rightarrow \overline{D} \overline{A+B} \Leftrightarrow \overline{\overline{D}} \overline{A} \overline{B} (A'B')$$

$$\Rightarrow \overline{D} \overline{(AB)}' \Leftrightarrow \overline{\overline{D}} \overline{A} \overline{B} (A'+B')$$

$$\Rightarrow \overline{D} \overline{(A+B)}' \Leftrightarrow \overline{\overline{D}} \overline{A} \overline{B} (A'B')$$

$$\Rightarrow \overline{D} \Leftrightarrow \overline{\overline{D}} \overline{A} \overline{B} (A+B)'$$

Inverter $\rightarrow \overline{D}$ $\Leftrightarrow \overline{\overline{D}}$ Buffer

Chapter 6

Boolean Algebra - Part II

(6.1) Converting a Function - DeMorgan's Rule

$$(AB)' = A' + B' \quad \text{→ Flip bubbles + Gate}$$

$$[A(1)]' = A' + 0$$

$$[A + 0]' = A'(1)$$

$$[AB + C]' = [(AB) + C]' = (AB)'C' = (A' + B')C'$$

ex; $[(AB+0)D + 1(B+C')]' \rightarrow$ Parenthesis around AND terms
ensures precedence of AND over or
 $\rightarrow ((AB+0)D)'(1(B+C'))' \rightarrow$ Start big & slowly
 $= ((AB+0)' + D')(0 + (B+C')) \rightarrow$ go down into each part
 $= ((AB)' \cdot 1 + D')((B+C'))$
 $= (A' + B' + D')(B+C')$

(6.2) Sum-of-Products and Product-of-Sums Forms

DeMorgan's → alternate way to write equations from truth tables

A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$$F' = A'B' + AB' \\ F = (A+B)(A'+B)$$

$$[(A'B')(AB')]' \\ [(A+B)(A'+B)]'$$


A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

$$F = A'B + AB$$


(Sum-of-Products) → SOP

*NO PARENTHESIS

(Product of sums) → POS



\leftarrow



Why no dots on the multiple lines?

6.3 Canonical Forms - Minterm Expansion & Maxterm Expansion

Minterm Expression \rightarrow SOP \rightarrow minterm expansion

A	B	F
0	0	1 m ₀
0	1	1 m ₁
1	0	0 m ₂
1	1	1 m ₃

$$F = A'B' + A'B + AB$$

$$F = m_0 + m_1 + m_3$$

$$F = \sum m(0, 1, 3)$$

A	B	F
0	0	1 m ₀
0	1	1 m ₁
1	0	0 m ₂
1	1	0 m ₃

$$\text{To find } M_2, m_2' = M_2$$

$$\Leftrightarrow [AB']' = A' + B$$

$$\text{M}_3, m_3' = M_3$$

$$\Leftrightarrow [AB]' = A' + B'$$

If function contains minterm m_2 , then it does NOT contain maxterm M_2 .

6.4 Boolean Minimization

CMOS - complementary metal-oxide-semiconductor

$$\begin{aligned} \text{ex: } A'B + AB' + AB &= A'B + AB' + AB + AB \quad AB = AB + AB \\ &= A'B + AB + AB' + AB \quad \text{Commutative theorem} \\ &= (A' + A)B + A(B' + B) \quad \text{Distributive theorem} \\ &= (1)B + A(1) \quad A' + A = 1 \\ &= B + A \end{aligned}$$

$$\begin{aligned} \text{ex: } (A'B + AB)' &= (A+B')(A'+B') \quad \text{DeMorgan's} \\ &= AA' + AB' + A'B' + B'B' \quad \text{Multiply Out} \\ &= 0 + (A+A')B' + B' \\ &= B' + B' \\ &= B' \end{aligned}$$

Providing Equalities

Method 1: Construct a truth table
If equivalent, they're the same

Method 2: Convert both sides to minterms or maxterms
"Ands" minimization
Write using minterms / maxterms

$$\begin{aligned} AC + A'B + AC' &\stackrel{?}{=} BC' + BC + AB' \\ ABC + ABC' + A'BC' + A'BC + A'BC' + ABC' &= A'BC' + ABC' + A'BC + ABC \\ &\quad + ABC' + ABC' \end{aligned}$$


$$\begin{aligned} m_5 + m_7 + m_2 + m_3 + m_4 + m_6 &= m_2 + m_6 + m_3 + m_7 + m_4 + m_5 \\ m_2 + m_3 + m_4 + m_5 + m_6 + m_7 &= m_2 + m_3 + m_4 + m_5 + m_6 + m_7 \end{aligned}$$

Method 3: Manipulate One side so that it equals the other \rightarrow self-explanatory, right?

Method 4: Perform the same operation on both sides
 ↳ Only a few operations can be applied to both sides
 ↳ no OR or AND, NOT is okay

$$\begin{aligned} [A + (B' + C')(B' + C)](A' + C) &=? (A' + C)(A + B') \\ A'(BC + BC') + AC' &=? AC' + A'B \quad (\text{Inverted previous line}) \\ A'B + AC' &= A'B + AC' \end{aligned}$$

6.5 Incompletely Specified Functions and Boolean Minimization



<u>A B C</u>	F
0 0 0	1
0 0 1	
0 1 0	0
0 1 1	1
1 0 0	0
1 0 1	X
1 1 0	1
1 1 1	X

$$\text{minterm: } F = \sum m(0, 1, 3, 6) + \sum d(5, 7)$$

$$\text{maxterm: } F = M_2 M_4 D_5 D_7$$

$$= \overline{M}(2, 4) \overline{D}(5, 7)$$

"don't care"

Finding the smallest solution \rightarrow plug in $\frac{8}{11}$ into XX

\hookrightarrow T.T produces smaller equation

$$\hookrightarrow F = A'B' + C + AB$$

(Will learn a better way later)

HW

$$A \ B \ C \ F \quad f = A'B'C + A'BC + ABC' + ABC$$

0	0	0	0
0	0	1	1

0	1	0	0
0	1	1	1

1	0	0	0
1	0	1	1

1	1	0	0
1	1	1	1

$$\hookrightarrow F = C$$


$$\begin{aligned} Z &= (D+E+F)(D+E+F)' \\ &= DF' + EF' + FF' \\ &= (D+E)F' \end{aligned}$$

$$A = 1, B = 1, C = 1 \quad F = ABC + A'B'C$$


$$A = 0, B = 1, C = 1$$

$$\begin{aligned} Y &= ABC[AB + C(BC + AC)] \\ &= ABC[AB + BC + AC] \\ &= ABC \end{aligned}$$

$$F = (A+B+C)'(C+D)'$$



$$\begin{aligned} X &= (A' + B' + C')' \\ &= ABC \end{aligned}$$



Write the minterm expansion

A	B	C	F
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$\begin{aligned} F &= m_0 + m_1 + m_3 + m_5 + m_6 \\ &= A'B'C' + A'B'C + A'BC + AB'C + ABC' \\ &= A'B'(C' + C) + C(A'B' + AB') + ABC' \\ &\quad + A'B' + C \\ &= A'B'C' + ABC' + A'B'C + A'BC + ABC \\ &= C'(A'B' + AB) + C(A'B' + A'B + AB') \\ &= C(A'B' + AB) + C(A'(B' + B) + AB') \\ &\quad + C(A' + AB') \\ &= A'B'C' + ABC' + C(A + B) \\ &\quad + AC + BC \end{aligned}$$

$$((A+B') + C'D)' = (A+B')'(C'D)' \\ = A'B' \cdot (C+D')$$

$$F = (A+B+C)' = A'B'C'$$

$$F = ABC \\ = (A'+B'+C)'$$

$$F = (AB' + CD)' \\ = (AB')'(CD)' \\ F = (A'+B)(C'+D)$$

$$F = (A'B' + AB')' \\ = (A'B')'(AB')' \\ = (A+B)(A'+B)$$

$$\text{ex;} \quad F = \underline{ABC}' + A'\underline{B'C} + A'\underline{BC}' \\ = BC'(A+A') + A'B'C \\ = BC' + A'B'C$$

$$\text{ex;} \quad A'B + B(A'D + C) \\ = A'B + A'BD + BC \\ = A'B(1 + D) + BC \\ = A'B + BC$$

$$F = A'B'C' + A'B'C + A'BC + AB'C + ABC'$$

$$= A'B'(C' + C) + A'BC + AB'C + ABC'$$

$$= A'B' + A'BC + AB'C + ABC'$$

$$= A'(B' + BC) + AB'C + ABC'$$

$$= A'(B' + C) + AB'C + ABC'$$

$$= A'B' + A'C + AB'C + ABC'$$



$$= A'B' + C(A' + AB') + ABC'$$

$$= A'B' + C(A' + B') + ABC'$$

$$= A'B' + A'C + B'C + ABC'$$


Notes → Part II

$$AB \cdot CD = (AB + CD)'' \\ = ((AB)'(CD)')'$$




AND-OR = two levels of NAND

Preferred :




OR-AND = two levels of NOR



Bubble Matching

Match lines w/ no bubbles together, & bubbles w/ bubbles




* Problem

* One solution

* another solution

(Not possible when output goes to multiple inputs → Reconnegent fanout)



Functionally Complete Logic Sets

AND/OR/NOT can be used to make any truth table

NAND is also
NOR is also

NAND as NOT

$$A \rightarrow \overline{D} = F = A'$$

$$A \rightarrow \overline{D} = F = A'$$

NAND as OR




$$\overline{\overline{D}} \rightarrow \overline{D}$$

NAND as AND & NOT

$$\overline{D} \rightarrow \overline{D}$$




So, NAND is functionally complete

(Similarly, NOR can be written for NOT/AND/OR, and is also functionally complete)




HW

$$X = A(B_1'B_2 + B_1B_2')$$




$$(ABC'B') = F$$


A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0






Bubble match




$$(A' + B')E + (C' + D)F = G$$



$$\begin{aligned}
 A'B'C + AB'C + ABC &= F \\
 C(A'B' + AB') + AB &= F \\
 C(A'B' + A(B' + B)) &= F \\
 C(A'B' + A) &= F \\
 C(B' + A) &= F \\
 B'C + AC &= F
 \end{aligned}$$





$$\begin{aligned}
 X &= (A + DE)(D + D'F) \\
 &= AD + AD'F + DDE + DED'F \\
 &= AD + AD'F + DE + \cancel{D} \\
 &= A(D + D'F) + DE && FD' + D \\
 &= A(F + D) + DE \\
 &= AF + AD + DE
 \end{aligned}$$

$$\begin{aligned}F &= C'V'T + CV'T + CVT \\&= V'T(C' + C) + CVT \\&= V'T + CVT \\&= T(V' + CV) \\&= T(C + V') \\&= TC + TV' \\&= T(C + V')\end{aligned}$$

Chapter 12

Karnaugh Maps (Kmaps)

12.1 Truth Tables to Kmaps


Kmaps - A different form of writing truth tables

A	B	F
0	0	0
0	1	1
1	0	0
1	1	1

Normal order


A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Gray Code Order




Kmap for above truth table

- A values on top
- B values on bottom
- Result in the middle




$$\text{ex: } A'B + AB = B$$



two circles, can only circle two at a time

$$A'B + AB = B$$

$$F = A + B$$



* Can't be reduced, individual circles

$$F = A'B + AB' - A \oplus B$$

12.2 Three-Variable K-Maps

	A	0	1
BC	00	m ₀	m ₄
	01	m ₁	m ₅
	11	m ₃	m ₇
	10	m ₂	m ₆

Out of Order bc pts in Gray Code Order

	A	0	1
BC	00	0	(1)
	01	(1)	1
	11	1	0
	10	0	0

$$AB'C' + AB'C = AB'$$

(don't have to circle middle two bc pt's already covered)

$$F = A'C + AB'$$

$$A'B'C + A'BC = A'C$$

	A	0	1
BC	00	0	1
	01	0	0
	11	1	0
	10	0	1

* Top & Bottom row are adjacent in the gray code

$$AB'C' + ABC' = AC'$$

$$A'B'C + A'BC = A'C$$

$$F = A'C + AC'$$

12.3 Minterm and Maxterm Expansion and K-Maps

ex;

	A
BC	0 1
00	0 0
01	1 1
11	1 0
10	0 0

$$F = \sum m(1, 3, 4, 5)$$

	A
BC	0 1
00	0 0
01	1 1
11	1 0
10	0 0

$$F = \prod M(0, 2, 6, 7)$$

12.3.1 Circling More Than Two 1's

Three Rules to K-Maps

- Only adjacent 1's can be circled
- All ones must be circled
- 1's must be circled in power-of-2 groups

ex;

	A
BC	0 1
00	0 0
01	1 1
11	1 0
10	0 0

$$AB'C + ABC = AC$$

$$A'B'C' + AB'C' + A'B'C + AB'C = B'$$

$$F = B' + AC$$

When circle 4 at once, you apply simplification theorem twice

$$\begin{aligned} F &= A'B'C' + AB'C' + A'B'C + AB'C \\ &= B'C' + B'C \\ &= B' \end{aligned}$$

ex;

	A
BC	0 1
00	0 1
01	1 1
11	0 0
10	1 1


$$A'B'C + AB'C = B'$$

$$A'B'C + AB'C' + A'B'C' + ABC'C' = C'$$

$$F = B' + C'$$


12.4 Four-Variable Karnaugh Map

	AB	CD	00	01	11	10
00	m0	m4	m12	m8		
01	m1	m5	m13	m9		
11	m3	m7	m15	m11		
10	m2	m6	m14	m10		



$$F = A'B'C + A'B'C'D$$

ex; *The four corners are adjacent*



$$F = A'B'C'D' + AB'C'D'$$

$$+ A'B'C'D' + AB'C'D' = B'D'$$

* Plotting min & Maxterm expansion *

	AB	CD	00	01	11	10
00	0	1	0	0		
01	1	0	0	0		
11	1	0	1	0		
10	0	0	0	0		



$$F = \sum m(1, 3, 4, 15)$$

	AB	CD	00	01	11	10
00	1	1	1	1		
01	1	1	0	1		
11	0	0	1	1		
10	1	1	1	0		

$$F = \prod M(3, 7, 10, 13)$$

9	A
10	B
11	C
12	D
13	E
14	
15	F

2.5 Plotting a Boolean Equation on a K-map



$$\begin{array}{c} a \\ f \mid g \mid b \\ e \mid \hline d \end{array}$$

$$F = A' + D + ABC'D'$$

Lab 4 Part 1

A	B	C	D	X
0	0	0	0	1 m0
0	0	0	1	1 m1
0	0	1	0	1 m2
0	0	1	1	0 m3
0	1	0	0	1 m4
0	1	0	1	1 m5
0	1	1	0	0 m6
0	1	1	1	0 m7
1	0	0	0	1 m8
1	0	0	1	1 m9
1	0	1	0	1 m10
1	0	1	1	0 m11
1	1	0	0	1 m12
1	1	0	1	1 m13
1	1	1	0	0 m14
1	1	1	1	0 m15

$$X = A'B'C'D' + A'B'C'D + A'B'CD' \\ + A'BC'D' + A'BC'D + AB'C'D' + AB'CD \\ + AB'C'D' + ABC'D' + ABC'D$$

$$= A'B'C'(D'+D) + B'CD'(A'+A) + A'BC'(D'+D) \\ + ABC'(D'+D) + ABC'(D'+D)$$

$$= \cancel{A'B'C'} + B'CD' + \cancel{A'BC'} + AB'C + ABC' \\ = \cancel{A'C'(B'+B)} + B'CD' + \cancel{AB'C} + ABC' \\ = A'C'Y + ABC' + B'CD' + AB'C$$

$$= C' + B'D' \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{Rule 12D}$$

$$XY' + Y = X + Y \\ XY + Y' = X + Y'$$

1000 0000
0010 1010

	AB	CD	00	01	11	10
00	1	1	1	1	1	1
01	1	1	1	1	1	1
11	0	0	0	0	0	0
10	1	0	0	1	0	1

$$Y = A'C' + ABC' + B'D'$$

$$+ AB'C$$

$$C' + B'D'$$

$$1.1 \left(6.242 \times 10^{18} \right) \cdot 5 = 3.4331 \times 10^{19}$$

XY	XY' + Y	X + Y
00	0	0
01		1
10		
11		1

	AB	CD	00	01	11	10
00	0	0	0	0	0	0
01	1	1	1	1	1	1
11	0	0	0	0	0	0
10	0	1	0	0	0	0

$$F = C'D + A'BCD'$$

$$F = A + B'$$


	A	
B	0	1
	0	1

$$F = A + B'C$$

	A	0	1
B'C	00	0	1
	01	1	1
	11	0	1
	10	0	1

$$F = AB + C'D$$


	AB				
CD	00	01	11	10	
	00	0	0	1	0
	01	1	1	1	1
	11	0	0	1	0
	10	0	0	1	0



$$F = B' + A'C'$$

* Better to do bigger groups, even if overlap
→ less variables

12.6 Deriving Product of Sum Expressions from K-Map




$$F' = A'B' + BC'$$

$$F = (A+B)(B'+C) \quad * \text{ DeMorgan's}$$

12.7 Solving a K-Map with Don't Cares

ABC	F
000	X
001	1
010	0
011	-
100	0
101	X
110	0
111	1



$$F = C$$

*Circle them when they help,
ignore them when they don't*

12.8 Finding Optimal Solutions Using K-Maps

Implicant \rightarrow circled group of 2^k

Prime Implicant \rightarrow largest group possible

essential prime implicant \rightarrow must be used in any minimum solution

	A	
BC	00	1
00	1	0
01	1	1
11	1	0
10	0	0

$$F = A'B' + A'C + B'C$$

XOR

00	0
01	1
10	1
11	0

$$(Vx'w)(Vx'w)' (V' + w' + x + Y'z + V'xw')$$

$$\begin{aligned}
 G &= X'Y'Z' + XYZ + XY'Z + XYZ' + XYZ + XYZ' \\
 &= XY + X'Y + Y'(x'z' + xz) \\
 &= Y + Y'(x'z' + xz) \\
 &= x'z' + xz + Y
 \end{aligned}$$

$$\begin{aligned}
 Y &= ABC + AC' + AB' + A'B'C \\
 &= ((ABC)(AC'))((AB')(A'B'C)) \\
 &= ((A+B+C))(A'+C)(A'+B)(A+B+C')
 \end{aligned}$$

$$\begin{aligned}
 F &= ((A+B') + (C'D')) \\
 &= (A+B')(C'D') \\
 &= (A'B)(C+D')
 \end{aligned}$$


Chapter 10

Higher Level Building Blocks: Multiplexers, Decoders, and Lookup Tables


Multiplexer: (Mux)

S	A	B	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	1	0	1
1	1	1	1

when $S = 0 \rightarrow F = A$
 $S = 1 \rightarrow F = B$








4:1 Multiplexer:



S ₁	S ₀	F
0	0	A
0	1	B
1	0	C
1	1	D

$$F = S_1'S_0'A + S_1'S_0'B + S_1S_0'C + S_1S_0'D$$

Mult-Bit Wires in Schematic:



10.4 Decoders:

→ Multiple Outputs → different way of writing tables

I, I_0	F_0, F_1, F_2, F_3
0 0	1 0 0 0
0 1	0 1 0 0
1 0	0 0 1 0
1 1	0 0 0 1

$$F_0 = I, I_0'$$

$$F_1 = I', I_0$$

$$F_2 = I, I_0'$$

$$F_3 = I, I_0$$

I_1	F_0
I_0	F_1
	F_2
	F_3


Sub on F → what it's true for

$F_2 \rightarrow 10$

* Can be used for more bits ex; 3 bits


* Can be used in ALUs

OP	Pass	Add	AND	NOT
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0




Read-only Memories (Lookup Tables): (ROM)

- Stores data, accessible w/ the address




Address	Data
0	1
1	0
2	0
3	0
4	1
5	0
6	1
7	0



Address	Data
0	1101
1	1011
2	1111
3	0000
4	0111
5	1010
6	1100
7	1110


ABC	F
000	1
001	1
010	0
011	0
100	1
101	0
110	1
111	0




* PROM → Programmable ROM

Using Multiplexer for logic examples


<u>A</u>	<u>B</u>	<u>C</u>	<u>D</u>	<u>E</u>	<u>F</u>
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	0	1
1	1	0	0	0	1
1	1	1	0	0	1




B	A	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




<u>CAB</u>	<u>F</u>
000	0
001	0
010	0
011	1
100	0
101	0
110	1
111	1



A B C	F
000	0
001	0
010	1
011	0
100	1
101	1
110	0
111	1



<u>A</u>	<u>B</u>	<u>C</u>	<u>F</u>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1



			B
---	000	0	
-	00	-00	A
-	0	-0-0	C
<hr/>			
-	00	--00	T

11

A hand-drawn chemical structure diagram. At the top, two circles representing carbon atoms are connected by a double bond (two horizontal lines with a short vertical line between them). The left carbon atom is bonded to three other groups: one labeled 'A' below it, one labeled 'B' to its left, and one labeled 'C' above it. The right carbon atom is bonded to two other groups: one labeled 'D' below it and one labeled 'E' to its right.

Lab 5


$$L_{Front} = LC$$

$$L_{Back} = LC + SL' + SR$$

$$R_{Front} = RC$$


$$R_{Back} = RC + SR' + SL$$

Class:




A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Demux:



Encoder:



Decimal \rightarrow binary

Chapter 8: An introduction to Gate - Level Design Using SystemVerilog

Hardware description language (HDL) → code describing logic
↳ Computer-aided design (CAD)
↳ synthesizer → performs simplification, and generates description of needed gates

Verilog → HDL language

* HDL is not writing a computer program. You are describing a set of hardware. *

8.2 Levels of Abstraction

structural design:

and(q, a, b, c);

dataflow design:


assign $q = a \& b \& c$

behavioral verilog:

```
always-comb  
  if (sel)  
    q = b;  
  else  
    q = a;
```

} → gate & memory elements designed for you!

8.3 Basic structural System Verilog Design



Module mux21

```
// Define the types and directions of the ports  
output logic q,  
input logic sel, a, b  
);
```

// Declare some internal signals

```
logic selbar, a1, a2;
```

```
not(selbar, sel);  
and(a1, selbar, a);  
and(a2, sel, b);  
or(q, a1, a2);
```

end module

} can be any order

sel, a, b → logic datatypes

selbar, a1, a2 → additional internal signals

* local wires are optional to declare

* I/O → not optional

Chapter 11: Continuing on with SystemVerilog - Hierarchical Design, Constants, and multi-bit signals

Code for 4:1 MUX

```
module mux41(  
    output logic q,  
    input logic [1:0] sel,   ← (array)  
    input logic a, b, c, d);  
  
    logic tmp1, tmp2;  
  
    mux21 M0 (tmp1, sel[0], a, b);  
    mux21 M1 (tmp2, sel[0], c, d);  
    mux21 M2 (q, sel[1], tmp1, tmp2);  
  
endmodule
```

} 3 Instances of
mux21

↳ In order it was declared in mux21

or → mux21 M0 (.q(tmp1), .s(sel[0]),
.a(a), .b(b));

11.2 Specifying Constants

#bits'base Value

ex: 4'b0001 → binary 0001
4'h1 → 1 in hex
4'd1 → 1 in decimal

11.3 Accessing Bits of Multi-Bit wires

declare multi-bit:

logic [hi : lo] wireName;

ex; logic [7:0] myByte;
 logic [15:0] busA, busB, busC;

accessing:

ex; mybyte[7]

myNibble[0]

myNibble[2:1] → access two bits
(must be hi:lo)

115

Compiling in command line

AS.12xmu log 1A

vlog max 41.5V

Chapter 3

Signed Number Representation, Negation, and Arithmetic

3.1 Addition of Unsigned Numbers

$$\begin{array}{r} \text{...} \\ 0011 \\ + 0100 \\ \hline 0111 \end{array}$$

No carries

$$\begin{array}{r} \text{...} \\ 0011 \\ + 0010 \\ \hline 0101 \end{array}$$

w/ carries

$$\begin{array}{r} \text{...} \\ 0011 \\ + 0111 \\ \hline 1110 \end{array}$$

w/ multiple carries

3.2 Signed Numbers: Sign-Magnitude

"Signbit"

$$\begin{array}{l} 0011_{SM} = +(011_2) = +3 \quad 0 \rightarrow + \\ 1011_{SM} = -(011_2) = -3 \quad 0 \rightarrow - \end{array}$$

→ "Sign-magnitude"

two problems: + or - 0

$$\begin{array}{l} 0000_{SM} = +(000_2) = +0 \\ 1000_{SM} = -(000_2) = -0 \end{array}$$

: adding / subtracting is complex

$$5 + (-2) = 5 - 2 = 3$$

$$5 - (-2) = 5 + 2 = 7$$

$$-5 - 1 = -(5 + 1) = -6$$

3.3 Signed Numbers: 2's Complement

$$1111_{2C} = -1 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = -8 + 4 + 2 + 1 = -1_{10}$$

$$1011_{2C} = -1 \times 2^3 + 1 \times 2^2 + 1 \times 2^0 = -8 + 4 + 1 = -5_{10}$$

$$0111_{2C} = 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 4 + 2 + 1 = +7_{10}$$

$$1000_{2C} = -1 \times 2^3 = -8$$

* MSB is given negative weight, all others are positive

* 2's complement \neq sign-magnitude

ex; $1111_{SM} = -7$

$$1111_{2C} = -1$$

$$1111_{SM} \neq 1111_{2C}$$

ISABEL
MADDIEY

SETH

3.3.1 Sign-extension

— Adding the same bit before the sign results in the same number!

ex:

$$0011_{2c} = 00011_{2c} = 00000000011_{2c} = 3_{10}$$

$$10011_{2c} = 110011_{2c} = 111111110011_{2c} = -13_{10}$$

$$\begin{array}{r} -16 \\ 8 \\ 4 \\ 2 \\ 1 \\ \hline -13 \end{array}$$

$$\begin{array}{r} -32 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ \hline -13 \end{array}$$

* Same for reversal *

$$\hookrightarrow -4_{10} = 111100_{2c} = 100_{2c} \neq 00_{2c}$$

3.3.2 Negating a 2's Complement Number

— invert all bits and add 1

$$+5_{10} = 0101_{2c} \rightarrow 1010_{2c} + 1 = 1011_{2c} = -5_{10} \quad (\text{Same for } - \text{ to } +)$$

$$0000_{2c} \rightarrow 1111_{2c} + 1 = 0000_{2c} = 0_{10}$$

$$-8_{10} = 1000_{2c} \rightarrow 0111_{2c} + 1 = 1000_{2c} = -8_{10} \quad ??? \downarrow$$

→ Doesn't work bc the range for 2C w/ 4 bits is $-8 \rightarrow +7$

3.3.3 Adding 2's Complement Numbers

* Same for normal binary → until there is an overflow

$$\text{ex: } \begin{array}{r} 0011 \\ + 0100 \\ \hline 0111 \end{array}$$

$$\begin{array}{r} \dots \\ | \\ 0111 \\ + 0110 \\ \hline 0101 \end{array}$$

$$\begin{array}{r} 1000 \\ + 0111 \\ \hline 1111 \end{array} \quad \begin{array}{l} 8_{10} \\ 7_{10} \\ + 15_{10} \end{array}$$

WRONG answer

SETH
Isabel

* Sign extension required

$$\begin{array}{r} 1100 \\ + 0011 \\ \hline 1111 \end{array} \quad \begin{array}{l} -8_{10} \\ 7_{10} \\ -1_{10} \end{array}$$

SETH
IZZY

SETH
ISABEL

2's complement class practice

$$\begin{array}{r} +5 \\ -5 \end{array} \quad \begin{array}{b} 000101 \\ 111011 \end{array}$$

$$\begin{array}{r} +20 \\ -20 \end{array} \quad \begin{array}{b} 010100 \\ 101100 \end{array}$$

$$\begin{array}{r} +31 \\ -31 \end{array} \quad \begin{array}{b} 011111 \\ 100001 \end{array}$$

$$\begin{array}{r} +32 \\ -32 \end{array} \quad \begin{array}{b} X \\ 000000 \end{array}$$

$$\begin{array}{r} +0 \\ +0 \end{array} \quad \begin{array}{b} 000000 \\ 000000 \end{array}$$

~~STILL +~~

~~ISABEL~~

Isabel Money

~~BEANS +~~

~~PICKLES~~

~~LEWIS & DOTTIE~~

1.) 2C of 0010 \rightarrow 1101 + 1 \rightarrow 1110_{2c} = -2

2.) 0000010

3.) 010101 \rightarrow 101011 \rightarrow = -21

4.) 1101 \rightarrow 0011 \rightarrow = +3

\rightarrow NOT -5

~~STILL~~



~~ISABEL~~

Chapter 9

Gate-Level Arithmetic

* Everything uses
2C! *


Ripple-carry adder



9.2 Design of a subtracter

A	B	Brin	Brout	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$0 - 1 - 0 \rightarrow -1 = -1_{2C}$$




$$\begin{array}{c} 1101 \\ \swarrow \\ 0110 \end{array}$$

9.3 An Adder/Subtractor Module

* Subtraction is just $A - B = A + (-B)$

↳ or negating and adding



$$\begin{aligned} A'B' + AB' &= Y \\ (A'+A) \cdot B' &= 0 \\ B' &= \end{aligned}$$

A	B	T
0	0	0
0	1	1
1	0	1

$$AB' + A'B$$

$$\neg \rightarrow 0111 \rightarrow 1001$$

+ 9 01001

$$\begin{array}{r}
 & 32 \ 16 \ 8 \ 4 \ 2 \ 1 \\
 19 & +400101000 \\
 -40 & \cancel{111}010111 \\
 \text{odd} & 1011000 \\
 \hline
 & 0010011 \\
 \hline
 & -101
 \end{array}$$

-21

- 3

$$\begin{array}{r}
 0101 \\
 1010 \\
 1011 \\
 + 1011 \\
 \hline
 11110
 \end{array}$$


+ 1000

$$\begin{array}{r}
 & 1 \\
 + & 1011 \\
 - & \cancel{1011} \\
 \hline
 & 01001 \\
 & 01010
 \end{array}$$

yay!

Chapter: Gate Delays and Timing in Combinational Circuits

100 MHz > 75 MHz




? $\left\{ \begin{array}{l} t_{prop-fall} \text{ and } t_{prop-rise} \rightarrow \text{measured from 50\% input swing to 50\% output swing} \\ t_{rise} \rightarrow 10\% \text{ output swing to 90\% of output swing} \\ t_{fall} \rightarrow 90\% \text{ output swing to 10\% output swing} \end{array} \right.$

propagation delay (t_{prop}):

↳ time from 50% input swing to 50% output swing
(One might not be equal to another $\rightarrow t_{prop-fall} \neq t_{prop-rise}$)


13.3 Critical Path Analysis (Worst Case Analysis)



↙ lowest path because it goes through the most gates
(And3 slower than And2)

↳ add time each gate = delay


Input Glitches





↳ t could be 11 - or 11, depending on system

Aeth Ricks

Output Glitch and False Outputs



Output glitch due to the delay of the inverter.




- * Short period of time when $A = A' = 0$. Causes both AND to be low.
- * DONOT try to fix this by adjusting the AND gate delay.

13.6 Gate Delay Variation

Not a constant value

- Temperature
- Power supply
- manufacturing variations
- how heavily loaded it is



- Takes driving gate longer when load is larger

Chapter 14

Dataflow System Verilog

14.1 A basic 2:1 MUX

Module mux21(

output logic q,

input logic Sel, a, b); {or}

assign q = (~Sel & a) | (Sel & b);

endmodule

module mux21(

output logic z,

input logic Sel, a, b);

assign q = Sel ? b : a;

endmodule

14.2 Dataflow Operators → table in book pg. 140

14.2.2 Reduction Operators

assign z = $\overline{x}x$;

$z \rightarrow 1 \text{ bit}$

(same as) assign z = $x[2] \otimes x[1] \otimes x[0]$;

$x \rightarrow 3 \text{ bits}$

assign z = $\sim y$;

(same as) assign z = $\sim(y[2] \mid y[1] \mid y[0])$;

14.2.3 Concatenation and Replication Operators

↳ 2 or more wires → wider bit

logic [3:0] x, y;

logic [7:0] z, q, w, t;

assign x = 4'b1100;

assign y = 4'b0101;

assign z = {x, x}; // {2x}

// z is 8'b^x1100^x1100

assign q = {2'b11, y, 2'b00};

// q is 8'b¹¹010100⁰⁰

logic [1:0] a;

logic [7:0] b;

assign a = 2'b01;

assign b = {{2{a}}, {2{2'b00}}};

// b is 8'b^a01010000^b

12.2.4 Operator Precedence

Higher precedence

* unary -, unary +, !, ~
* %

+ -
<< >>

< <= > >=
== !=
& ~&
^ ~^
| ~|
&&
||
?:

Lower Precedence

14.2.5 Matching Wire Widths

logic[3:0] a;

logic[2:0] b;

logic[3:0] g;

assign g = a & b; // Error → a & b not same width

* Another way for 2:1 MUX 2

assign g = ({4'{~sel}}{2'a} | ({4'{sel}}{2'b});

14.3 Example - a 2:4 Decoder

Module decode24(

```
    input logic[1:0] a,  
    output logic[3:0] q);  
  
    assign q = (a==2'b00)? 4'b0001:  
              (a==2'b01)? 4'b0010:  
              (a==2'b10)? 4'b0100:  
              4'b1000;
```

endmodule

module decode24(

```
    input logic[1:0] a,  
    output logic[3:0] q);  
  
    assign q = (4'b0001 << a);  
endmodule
```

14.4 Parameterization


optional

```
mode mux2In #(parameter WID=16) (  
    output logic[WID-1:0] q,  
    input logic sel,  
    input logic [WID-1:0] a, b);  
  
    assign q = sel? b : a;  
endmodule
```

→ mux2In #(3) M0(q, Sel, a, b); // 3-bit version
mux2In #(4) M1(q, Sel, a, b); // 4-bit version

Logic Hazards


A	BC	0	1
00	0	0	0
01	0	1	1
11	1	1	1
10	1	0	0



$$x = A'B + AC$$


A	BC	0	1
00	0	0	0
01	0	1	1
11	1	1	1
10	1	0	0

$$x = A'B + AC + BC$$



Stays on even during A transitions

* Make extra circles to fix logic hazards




Chapter 15

Latches and Flip Flops

Sequential circuit → ability to remember what part of the process you are in

15.1 Bisability and Storage : The SR Latch



to set latch, $S=1 \rightarrow Q'=1 \rightarrow Q=1 \rightarrow S=0$

to reset latch, $R=1 \rightarrow Q=0 \rightarrow Q'=1 \rightarrow R=0$
(useless state $\rightarrow S=R=1$)

$$Q^+ = S + R' \cdot Q$$

↳ Q will turn to one if $S=1$ or $(R=0 \wedge Q=1)$


$SR=00 \rightarrow Q^+ \rightarrow \text{no change}$ (Gate holds last inputted value)

$SR=01 \rightarrow Q^+ \rightarrow 0$

$SR=10 \rightarrow Q^+ \rightarrow 1$


$SR=11 \rightarrow \text{N/A}$

15.2 - The Gated Latch





Gated D latch

* Only allows inputs when Gate = 1



* When Gate = 1, $Q = D$ *






S	R	Q	$Q +$	$Q' +$
0	$1 \rightarrow 0$	0	0	1
$1 \rightarrow 0$	0	1	1	0
0	$0 \rightarrow 1$	0	0	1
0	$0 \rightarrow 1$	1	0	1
$0 \rightarrow 1$	0	0	1	0
$0 \rightarrow 1$	0	1	1	0
$0 \rightarrow 1$	$0 \rightarrow 1$	0	NA	NA
$0 \rightarrow 1$	$0 \rightarrow 1$	1	NA	NA
			0	0

00000000


15.3 The master/slave flip-flop

Gated D latch (master)





Gated D latch (slave)

- * When Gate = 1, master loaded
- ↳ = 0, slave loaded to output



* Falling edge flip-flop *

↳ each CLK $\downarrow \rightarrow 0$ results in One change output



$$t_{\text{setup}} = t_{\text{NOT}} + t_{\text{AND}} + 2t_{\text{NOR}}$$

$$t_{\text{CLK-Q}} = t_{\text{NOT}} + t_{\text{AND}} + 2t_{\text{NOR}}$$

* t_{setup} has to be fast enough to get loaded *

150

"Metastable" → when the output is undetermined because of a timing error

↳ can be for AN amount of time!

Chapter 17

Behavioral System Verilog for Registers

17.1 The always ff Block

↳ sequential circuits (flip-flops / registers)

```
module behavLoadableReg( . . .  
    output logic q,  
    input logic [K, load, d];
```

always_ff @ (posedge clk)

if (load)

q <= d;

endmodule

Change to negedge for falling
edge flip flops

* If load is false, then nothing happens

// Variable-Width Loadable Register

```
module behavLoadableReg #(parameter WID=4) ( . . .  
    output logic [WID-1:0] q,  
    input logic [K, load],  
    input logic [WID-1:0] d);
```

always_ff @ (posedge clk)

if (load)

q <= d;

// Clearable/Loadable Register

always_ff @ (posedge clk)

pf (clr)

q <= 0;

else pf (load)

q <= d;

always_ff @ (posedge clk)

pf (clr && !load)

q <= 0;

else pf (load && !clr)

q <= d;



Chapter 16

Registers & RTL-Based Design

IS + Q


Connection of Flip-Flop + register
RTL - Register Transfer Level design

16.1 Flip-Flop-Based Registers




* NO logic is to be done on the clock signal - causes glitches and delays

16.1.2: Loadable Registers




- can:
- load same value (no operation)
 - zero (clear)
 - data input (load)
 - any other desired input


ex; 4-bit clearable counter



ex; 4-bit clearable, up counter




16.2 Shift Registers



ex; if current value is 1011 and $S=0$,
 $1011 \rightarrow 0101 \rightarrow 0010 \rightarrow 0001 \rightarrow 0000$


(1 transition
per clock cycle)

Conditional Shift Register



16.4 Intro to Register Transfer Level (RTL) Design

General
RTL
structure



RTL \rightarrow the flow of signals between registers

IFL ex; \rightarrow loadable Register

$$\hookrightarrow \text{nextState} = (\text{LOAD} == 1) ? \text{DIN} : \text{Q}$$

\hookrightarrow Shift Register

$$\hookrightarrow \text{nextState} = \{\text{SerialIN}, \text{Q}[3:1]\}$$

* Circuits can be made of multiple register/IFL/OFL combinations, such as a counter into an average circuit (page 179)*

17.3 Shift Register Design w/ Sys. Verilog

```
module delay4  
    input logic clk, SerialIn,  
    output logic[3:0] Q;
```

```
always_ff @ (posedge clk)
```

```
begin
```

```
Q[3] <= SerialIn
```

```
Q[2] <= Q[3];
```

```
Q[1] <= Q[2];
```

```
Q[0] <= Q[1];
```

```
end
```

```
endmodule
```

↳ (simplified)

```
always_ff @ (posedge clk)
```

```
Q <= {SerialIn, Q[3:1]};
```

↳ why no "begin"?

"<=" ↪ store into

↳ (Add a shifter)

```
always_ff @ (posedge clk)
```

```
if (shift)
```

```
Q <= {SerialIn, Q[3:1]};
```

17.4 Semantics of always-ff Block

"<=" assignments are done ALL AT ONCE, NOT SEQUENTIALLY

- Don't need an intermediate variable to swap like in C

// C code

```
tmp = a;
```


```
a = b;
```

```
b = tmp;
```

ex; Swapper Circuit

```
module Swapper (
    input logic CLK, load, swap,
    input logic [3:0] PnA, PnB,
    output logic [3:0] a, b);
    always_ff @ (posedge CLK)
        if (load)
            begin
                a <= PnA;
                b <= PnB';
            end
        else if (swap)
            begin
                a <= b;
                b <= a;
            end
    endmodule
```

↓ Implemented Design



17.5 Reset Problems with Registers

- "logic" type contains "0", "1", "X", "Z"

X → unknown value

↳ when a flip flop does not have a value yet, it is X

BAD ex;


```
always_ff@(posedge clk) // XXXX+0001=XXXX  
q <= q+1;           uh-oh!
```

FIXED ex;

```
always_ff@(posedge clk)  
if (reset)  
    q <= 0;  
else  
    q <= q+1;
```

FIXED ex; always_ff@(posedge clk)

```
if (load)  
    q <= dataIn;  
else  
    q <= q+1;
```




$$\begin{aligned}
 Dout + &= (LD)'(Dout) + (Din)(\cancel{Dout}) + (Din)(LD) \\
 &= (LD)'(Dout) + (Din)(LD)
 \end{aligned}$$


Chapter 19 : Memories

19.1 Small Memories \rightarrow array of registers
 Large " \rightarrow transistor level

19.2 Register File



* Choose which register the "DataIn" enters using "Write Decoder", and which register to read using "8:1 mux."



* Write Decoder is just 3:8 Decoder w/ AND gates on the outputs

* Asynchronous \rightarrow doesn't need a clock (mux above)
 * Synchronous \rightarrow needs clock (Registers above)

19.3 Register File Design Using Behavioral System Verilog

module regFile(

 input logic clk, regWE,
 input logic[2:0] Addr, // To make multi-posted use.
 input logic[15:0] DataIn,
 output logic[15:0] DataOut); // Add another DataOut for Multi posted

WAddr,

RAddr1,

RAddr2

// An 8-element array, each location holding 16 bits

 logic[15:0] registers[8];

// The asynchronous read logic is a stand-alone dataflow statement

 assign DataOut = registers[Addr]; // Add another for another max

// Synchronous write logic


 always_ff @(posedge clk)

 if (regWE)

 registers[Addr] <= DataIn;

endmodule

19.4 Multi-Posted Register File



* Only difference is that there are two MUXes, one Write command, and 2 read commands

19.6 Larger Memories

- ↳ transistor-level blocks can be already found
- ↳ can also write your own, and verilog will pick one for you

19.7 Read-Only Memories (ROM)

- ↳ hardware implementation of a look-up table

// Verilog for ROM

```
module my ROM(  
    input logic [2:0] Addr,  
    output logic [3:0] DataOut);
```

```
    always-comb  
    begin  
        DataOut = 0; // Default  
        case (Addr)  
            0 : DataOut = 5;  
            2 : DataOut = 9;  
            3 : DataOut = 10;  
            4 : DataOut = 2;  
            5 : DataOut = 11;  
        endcase  
    end  
endmodule
```

// Verilog for ROM → read ROM from a file

```
module dual-port-rom(
```

```
    input logic clk  
    input logic [7:0] addr,  
    output logic [15:0] z);
```

// Declare ROM as an array

```
logic [15:0] rom[256];
```

```
initial // Read ROM contents from a file
```

```
begin
```

```
    $readmemb("rom-init.txt", rom);
```

```
end
```

// Access the ROM

```
assign z = rom[addr];
```

```
endmodule
```

//rom-init.txt

0101_1111 // location 0

0010_1001 // location 2

... ...

0000_1111 // location 12

19.9 Multi-parted Register File w/ Bypass
↳ "write-before-read"

logic[15:0] registers[8];

assign DataOut1 = (regWE == 1 && WAddr == RAddr1) ? DataIn :
registers[RAddr1];

assign DataOut2 = (regWE == 1 && WAddr == RAddr2) ? DataIn:
registers[RAddr2];

always_ff @ (posedge clk)

if (regWE)

registers[WAddr] <= DataIn;

Chapter 20:

Simple Sequential Circuits: Counters


Two-bit binary counter

Transition Table:

Q_1	Q_0	N_1	N_0
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

$$N_1 = Q_1 \oplus Q_0$$


$$N_0 = Q_0'$$



A Two-Bit Gray Code Counter:

Counting in gray code $00 \rightarrow 01 \rightarrow 11 \rightarrow 10 \rightarrow 00 \rightarrow \dots$




Q_1	Q_0	N_1	N_0
0	0	0	1
0	1	1	1
1	0	1	0



A Counter Example w/ Incomplete Transition Table:

Counting: $000 \rightarrow 001 \rightarrow 100 \rightarrow 110 \rightarrow 000 \rightarrow \dots$

Q_2	Q_1	Q_0	N_2	N_1	N_0
0	0	0	0	0	1
0	0	1	1	1	0
1	0	0	0	1	1
0	1	1	0	0	0
0	1	0	x	x	x
1	0	1	x	x	x



20.4 Counters With Output Signals:

Q2	Q1	Q0	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Z is 1 every multiple of 3

$$Z = (Q_2')(Q_1')(Q_0') + (Q_2')(Q_1)(Q_0) + (Q_2)(Q_1)(Q_0')$$

Q2	Q1	Q0	N2	N1	N0	Z
"			0	0	1	"
"			0	1	0	"
"			0	1	1	"
"			1	0	0	"
"			1	0	1	"
"			1	1	0	"
"			1	1	1	"
"			0	0	0	"


IFL (Inputting Forming Logic)

20.5 Counters With Additional Outputs:

Additional "INC" signal to indicate that the counter can increment

INC	Q1	Q0	N1	N0
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	1	1




output is 1 greater than output



Lab 10

Up-Counter:

	Q2	Q1	Q0	N2	N1	N0
0 4	0	0	0	0	0	1
1 5	0	0	1	0	1	0
3 7	0	1	0	1	0	0
2 6	1	0	0	1	0	1
	1	0	1	1	1	0
	1	1	0	1	1	1
	1	1	1	0	0	0






$$N2 = Q2'Q1Q0 + Q2Q1' + Q2Q0'$$

$$N1 = Q1'Q0 + Q1Q0'$$

$$N0 = Q0'$$

Ring Counter Design

	Current State			Next State		
	Q2	Q1	Q0	N2	N1	N0
0	0	0	0	x	x	x
0	0	0	1	0	1	0
0	0	1	0	1	0	0
0	0	1	1	x	x	x
1	0	0	0	0	0	1
1	0	0	1	x	x	x
1	1	0	0	x	x	x
1	1	1	1	x	x	x



$$N1 = Q0$$

$$N0 = Q2$$

Gray Code Counter

	INC	Q1Q0
0	0	0 0
0	0	0 1
0	1	1 0
0	1	1 1
1	0	0 0
1	0	0 1
1	1	1 0
1	1	1 1

$$N1 = INC'Q1 + INCQ0$$

$$N2 = INC'Q0 + INCQ1$$

	Current		Next	
	INC	Q1Q0	N1 N0	
0	0	0 0	0 0	
0	0	0 1	0 1	
0	1	1 0	1 0	
0	1	1 1	1 1	
1	0	0 0	0 1	
1	0	0 1	1 1	
1	1	1 0	0 0	
1	1	1 1	1 0	

	AB	CD	
00	00	00	X 0
01	X X	X X	X
11	X X	X X	X
10	0 1	Y X	X

$N_A = BC$

ABCD	$N_3 N_2 N_1 N_0$
0000	0 0 1 0
0001	X X X X
0010	1 0 0 0
0011	X X X X
0100	X X Y X
0101	X X X X
0110	X X X X
0111	0 0 0 0
1000	0 1 1 1
1001	X X X X
1010	X X X X
1011	X X X X
1100	X X X X
1101	X X X X
1110	X X X X
1111	X X X X

	AB	CD	
00	0 X X 0		
01	X X X X		
11	X 0 X X		
10	1 X Y X		

$N_3 = CD'$

	AB	CD	
00	0 K K 0		
01	X X X X		
11	X 0 X X		
10	0 X X Y		

$N_2 = A$

	AB	CD	
00	0 0 1 0		
01	X X X X		
11	X 0 X X		
10	0 X X Y		

$N_1 = C'$

	AB	CD	
00	0 X X 0		
01	X X X X		
11	X 0 X X		
10	0 X X Y		


$N_0 = A$

	Q ₁ Q ₀	
00	0 0 1 1	
10	0 1 0 1	

	Q ₁ Q ₀	
00	0 0 1 1	
10	1 0 0 1	

$$N_1 = INC Q_1' Q_0 + INC' Q_1 + Q_1 Q_0'$$

$$N_0 = INC Q_0' + INC' Q_0 \\ = INC \otimes Q_0$$



Moore / static output - only depends on current state

20.6 Counters With Dynamic Outputs :

Dynamic / Mealy outputs - depend on both the current state as well as the external inputs

ex; Given table:

INC	Q1	Q0	Y1	NO
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	0	1	1
1	0	0	0	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

example Static : $Z = Q1 \cdot Q0$ current state

example Dynamic : $Y = INC \cdot \underbrace{Q1 \cdot Q0}_{\text{external input}}$

20.7 Counter Design w/ Behavioral System Diagram

// Single Up Counter

always_ff @ (posedge clk)
if (clr)

q <= 0;
else if (ena)*
q <= q + 1;

20.7.2 // A Modulo-10 Counter With Enable

always_ff @ (posedge clk)
if (clr)

q <= 0;
else if (ena)
begin
if (q == 9)
q <= 0;
else
q <= q + 1;
end

20.7.3 // 2-Bit Gray Code Counter

always_ff@(posedge clk)

begin

Q <= 2'b00;

else

case (Q)

2'b00: Q <= 2'b01;

2'b01: Q <= 2'b11;

2'b11: Q <= 2'b10;

2'b10: Q <= 2'b00;

endcase

} For bigger blocks,
could use a ROM

20.7.4

Q2	Q1	Q0		N2	N1	N0	Z
0	0	0		0	0	1	1
0	0	1		0	1	0	0
0	1	0		0	1	1	0
0	1	1		1	0	0	1
1	0	0		1	0	1	0
1	0	1		1	1	0	0
1	1	0		1	1	1	1
1	1	1		0	0	0	0

always_ff@(posedge clk)

Q <= Q + 1;

assign Z = (Q == 0 || Q == 3 || Q == 6) ? 1:0; } outside always-ff block

Chapter 18

Behavioral System Verilog for Combinational Logic

// 2:4 Decoder

```
module combAlwaysDecoder(  
    output logic [3:0] q,  
    input logic [1:0] a);  
  
    always-comb  
    begin  
        q[3] = (a == 3);  
        q[2] = (a == 2);  
        q[1] = (a == 1);  
        q[0] = (a == 0);  
    end  
endmodule
```

// Multiple Computations

```
always-comb  
begin  
    t1 = (large amount of logic)  
    t2 = (another large amount of logic)  
    if (t1 < t2)  
        f = t1*t2;  
    else  
        f = t2-t1;  
end
```

// Case statements

```
always-comb  
case (sel)  
    0: q = a;  
    1: q = b;  
    default: q = X;  
endcase
```

default "null" statement

```
always-comb  
q = X;  
case (sel)  
    0: q = a;  
    1: q = b;  
endcase
```

18.2 The Problem w/ Latche in always-comb block

ex; BAD Verilog

```
always-comb  
if (ena)  
  x=d|e; ← no "else", so if ena=0, then x  
           or default  
           holds its value from a latch
```

ex; FIXED

```
always-comb  
begin  
  x=d;  
  y=1;  
  if (ena)  
    begin  
      x=d|e;  
      y=d&e;  
    end  
  end
```

18.3 - The same latch problem w/ Case statements

ex; Bad Verilog

```
always-comb  
cas (ena)  
  0;  
  begin  
    x=d|e;  
    y=d&e;  
  end  
  1;  
  begin  
    x=d;  
    y=0;  
  end  
  default;  
  begin  
    x=1;  
    y=1;  
  end  
endcase
```

ex; FIXED

```
always-comb  
begin  
  x=d;  
  y=0;  
  case (ena)  
    0;  
    begin  
      x=d|e;  
      y=d&e;  
    end  
    1;  
    begin  
      x=d;  
    end  
  endcase  
end
```


Chapter 21

A State Graph


A state graph - graphical way to represent state/next behavior

ex;


Q1 Q0	N1 N0
0 0	0 1
0 1	1 0
1 0	1 1
1 1	0 0



ex; Counters w/ inputs




ex; Counters w/ multiple inputs




ex; More (static) Outputs (Z doesn't depend on INC)

INC	Q1	Q0	N1	N0	Z
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	1
1	0	0	0	1	1
1	0	1	1	0	0
1	1	0	1	1	0
1	1	1	0	0	1




ex; Mealy (Dynamic Outputs)

INC	Q1	Q0	N1	N0	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	0	1	0
1	0	1	1	0	0
1	1	0	1	1	0
1	1	1	0	0	1




ex; BAD state graph with conflicts




* from 10*

Conflicts:
* And, must be 0
by pairs



fixed (for 10)



completeness:
* or all of them,
must be]

H/W:

CLR	INC	Q1, Q0	N1, N0	Z
0	0	0 0	0 0	0
0	0	0 1	0 1	1
0	0	1 0	1 0	1
0	0	1 1	1 1	1
0	1	0 0	0 1	0
0	1	0 1	1 1	1
0	1	1 0	0 0	1
0	1	1 1	1 0	1
1	0	0 0	0 0	0
1	0	0 1	0 0	1
1	0	1 0	0 0	1
1	0	1 1	1 1	1
1	1	0 0	0 1	0
1	1	0 1	1 1	1
1	1	1 0	0 0	1
1	1	1 1	1 0	1

Q1, Q0	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	1	1	1	0
10	0	0	0	1

$$N_1 = INC Q_0 + CLR' INC' Q_1$$

Q1, Q0	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	1	1	1	0
10	0	0	0	1


$$N_0 = CLR' INC' Q_0 + INC Q_1$$

Q1, Q0	00	01	11	10
00	0	0	0	0
01	1	1	1	0
11	1	1	1	0
10	0	0	0	1

$$Z = Q_0 + Q_1$$

SD + Cab


BC + Dab



3 bit up/down counter w/ CLR, INC, DEC
order of priority → CLR INC DEC Q₂Q₁Q₀

000
001
010
011
100
101
110
111


ex; 2-bit down counter, Clockwise, R input resets to 11



Chapter 22


Finite State Machines

22.1 A simple State Machine - A Sequence Recognizer




→ If the values "0-1-1" appear on three successive clock cycles, it will signal it with the output $Z \rightarrow$ stay +

22.1.1 A Continuous "011" Detector → Moore version




Something - except it resets → after 011 it searches again

22.1.2 - A Continuous "011" Detector - Mealy version





Same thing → but happens a cycle earlier because Y is in the transition, not after.




22.3 Resetting State Machines

→ put them in every graph, whether CLR or a flip-flop

ex; Car wash



ex; Car wash w/ two settings



LD r ₀ , 0x0	1000
LD r ₁ , 0xA	110a
Disp, r _{0,r1}	3001

$$4+2 =$$

LD r ₀ , 0x0	1000
-------------------------	------

$$4 \cdot 2 =$$

LD r ₁ , 0x4	1104
-------------------------	------

(Way 1)

$$4 - 2 =$$

Disp r _{0,r1}	3001
------------------------	------

(Way 2)

$$4 - 2 =$$

Disp r _{0,r1}	3001
------------------------	------

LD r₄,

LD r₅,

+ Disp r_{4,r5}

LD r₆

LD r₇

2 Disp r_{6,r7}

LD r₀

LD r₁

= Disp r_{0,r1}

Class review:

	AB	CD	
	00 01 11	10	
00	1 0 0 1		
01	0 0 1 1		
11	0 0 1 0		
10	1 0 0 1		

$$F = B'D' + ABD + AC'D + ABC'$$

(minimum times)

Set-up - how long to hold D before the clock






hold - how long to leave D after the clock


max times { Propagation delay (clk-q) - how long it takes q to change from 0/k

Rev. Cont.

A B C	D _A	D _B	D _C
0 0 0	0	1	0
0 0 1	x	x	x
0 1 0	0	1	1
0 1 1	1	1	1
1 0 0	0	0	0
1 0 1	1	0	0
1 1 0	x	x	x
1 1 1	1	0	1




Slowest output frequency of 3-bit counter w/o input? 800 kHz?



$$MSB = CLK / 2^n$$

0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1



Practice Exam #3

1.) G

	AB	CD	00	01	11	10
00	00	00	00	00	11	10
01	11	00	00	11	00	11
11	01	00	00	01	10	00
10	10	11	11	01	11	11

(Hazard Free)

$$F = B'D' + A'B'C' + A'C'D + A'BD + AB'C + ACD'$$

A

3.) B

8.) CTR Q change

10.) D can pass through

15.) $8\text{KHz}/2^3 = 10\text{KHz}$ C

16.) G

17.) 0110

0010

1110

0101

1101

0111

1011

0011

0110

0000 xxx x

0001 xx x x

0010 1 1 1 0

0011 0 1 1 0

0100 x x x x

0101 1 1 0 1

0110 0 0 1 0

0111 1 0 0 1

1000 x x x x

1001 x x x x

1010 x x x x

1011 0 0 1 1

1100 x x x x

1101 0 1 1 1

1110 0 1 0 1

1111 x x x x



18.) B

* 19.) ~~D~~ A

20.) A

Complete \rightarrow OR pairs = 1

21.) Q=0 Q'=1, S=1
R=0
NAND


L(A)

22.) A ~~X~~ D

23.) IA

24.) IC

S=1
R=0
D
Q=0
Q'=1
NAND



6-1 1-2 2-3 3-4

011
100
101

100
011
100


1111

Chapter 25

Intro to Field Programmable Gate Arrays


A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

}







if $A=1$, Bottom-half of table.

25.1.2 Mapping Gate-Level Circuits to LUTs



25.2 FPGA Logic Elements





Initializing the configuration bits

