

14/10/20


Q-1.) Non-pipelined cycle time: $4 + 5 + 10 + 10 + 7$
 $= 36 \text{ ns}$

Pipelined cycle time $= 2 + \max(4, 5, 10, 10, 7)$
 $= 2 + 10$
 $= 12 \text{ ns}$

CPI for non pipelined $= 1$

CPI for pipelined ≈ 1

(Assuming stalls are amortized)



~~\therefore Time taken for one instruction:~~

\therefore Speedup $= 36 / 12 = 4\times$ for pipelined.

Realistically less than $4\times$ due to stalls.

Q-2.)

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instr}^n}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instr}^n} \times \frac{\text{Time}}{\text{Cycle}}$$

$$CPI_A = 1.5$$

$$CPI_B = 2.5$$

$$\text{Time/Cycle}_A = 1/600 \times 10^6$$

$$\text{Time/Cycle}_B = 1/800 \times 10^6$$

$$\text{Time/Program}_A = \text{Time/Program}_B$$

$$\Rightarrow 50,000 \times \frac{3}{2} \times \frac{1}{600 \times 10^6} = x \times \frac{5}{2} \times \frac{1}{800 \times 10^6}$$

$$\Rightarrow x = \frac{50,000 \times 3 \times 8}{5} = 24,000$$

Q-3.)

Addr Size = 32 bits


Cache size = 16 KB = 2^{14} bytes

4 way set associative. = 2^2

Block size = 16 bytes = 2^4 bytes.

a.) No. of ~~cache~~ cache lines = $\frac{2^{14}}{2^4} = 2^{10}$

No. of sets = $\frac{2^{10}}{2^2} = 2^8$ sets = 256 sets



c.) 0x10 FF C FF

Used for offset

Used for index

Used for tag.

0x10 FF C FF mapped to Set CF

Reason: the index bits determine set. these are

bits 4 → 11 as shown above.

Instruction

	C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23
0x1000 ADD R1,R0,R4	F	D	X	M	W																			
0x1004 LD R5,(R0)	F	F	D	X	M	W																		
0x1008 ADD R5,R5,R1			F	D	D	X																		
0x100C BEQ R4,R5,0x1000				F	D	X																		
0x1010 LD R7,4(R0)					F		D	not	not	not														
0x1014 ADD R5,R7,R5							F	not	not	not														
0x1018 ADD R4,R0,R4								F	D	X	M	W												
0x101C LD R5,0(R0)									F	D	X	M	W											
0x1020 ADD R5,R5,R4										F	D	X	M	W										

Assuming data in memory at address 0x0 is 0.

Assuming:

Memory \rightarrow by pass.

by hand x eq x

Assuming value written at cycle i in w is visible in the same cycle (can raise edge write, on falling edge read)

If us do required

Assuming data in memory at address 0x0 is 0.

[illegible]

Naming Convention:

Ripoline A : $CD \times A$ M_A M_A

Pipeline B: $FD \times B \times M_B \times W_B$

Assuming if one of the primitive is
called the help software then of course
instructions is also shared by it again.

[illegible]

Assuming comes in:
 five some along (write at rising edge, read at

folias
adg(e).

cycles needed