

Logical Circuit & Design Homework #02				
Due date	May 11, 2020	Instructor	Yoo, Younghwan	
Student ID	201445825	Name	이승엽	

1. A majority function has an output value of 1 if there are more 1s than 0s on its inputs. The output is 0 otherwise. Design a four-input majority function.






15>05 => 1

$$\Rightarrow f = BCD + ABD + ABC + ACD$$


2. Design a circuit with a 3-bit input A, B, and C, in the form of Gray code, that produces a 3-bit output X, Y, and Z in binary form. For example, if the Gray code inputs are 001 and 011, then the circuit will produce 001 and 010, respectively.

$$X = A$$

 $Y = A \oplus B$.
 $Z = A \oplus B \oplus C$



3. Perform technology mapping to NAND gates for the circuit in the following figure. Use cell types selected from: Inverter (n=1), 2NAND, 3NAND, and 4NAND, as defined at the beginning of Section 3-2.



4. A combinational circuit is defined by the following three Boolean functions:

$$F_{1} = \overline{X}Y\overline{Z} + \overline{X}\overline{Y}Z + X\overline{Y}\overline{Z}$$

$$F_{2} = \overline{X}\overline{Y}\overline{Z} + YZ$$

$$F_{3} = YZ + XY$$

$$F_{4} = \overline{X}Y + XY\overline{Z}$$


Design the circuit with a decoder and external OR gates.

$$F_{1} = \overline{X}Y\overline{Z} + \overline{X}Y\overline{Z} + \overline{X}Y\overline{Z} + \overline{X}Y\overline{Z} = \Sigma(1,2,4)$$

$$F_{2} = \overline{X}Y\overline{Z} + (X+\overline{X})YZ = \overline{X}Y\overline{Z} + XYZ+\overline{X}YZ = \Sigma(0,3,7)$$

$$F_{3} = (X+\overline{X})YZ + XY(Z+\overline{Z}) = XYZ+\overline{X}YZ + XYZ + XYZ = \Sigma(3,6,7)$$

$$F_{4} = \overline{X}Y(Z+\overline{Z}) + XY\overline{Z} = \overline{X}YZ + \overline{X}Y\overline{Z} = \Sigma(2,3).$$



5. Perform the indicated subtractions with the following unsigned binary numbers by taking the 2s complement of the subtrahend:

(a)
$$||0|0 - |000|| = > ||000|| = 0||1|| (2'3 complement).$$

$$\Rightarrow ||0|0|| + 0||1|| = > 0||00||$$

$$(C) |0|00|-|0| = |0|00|+|0|| \Rightarrow \frac{|0|00|}{|0||00|} + \frac{|0|00|}{|0||00|$$

6. Use contraction beginning with a 4-bit adder with carry out to design (a 4-bit increment circuit) with carry out that is incremented by 0011. The function to be implemented is S = A + 0011. Design the circuit with AND-OR-XOR gates.

Input	Output.	53 = 030,000 01 11 10 00 0 0 0 0
Input Os Os Os Os	5, 5, 5, 5,	01 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 1	$= \overline{a_2}a_2 + \overline{a_3}\overline{a_3}+a_0u\overline{a_4}a_2\overline{a_3}$ $S_2 \Rightarrow \sigma_3\sigma_4 = \sigma_3\sigma_4 = \sigma_3\sigma_4 = \sigma_3\sigma_4$
	0 1 1 0	$= \overline{a_0}\overline{a_1}a_2 + a_0\overline{a_2} + \overline{a_0}\overline{a_1} = \overline{A_0}(A \oplus A_1) + A_0\overline{A_2}$
		$5_{1} \Rightarrow 0_{3}0_{3}0_{3}0_{3}0_{3}0_{3}0_{3}0_{3}$
		$= \overline{a_0}\overline{a_1} + a_0a_1 = (\overline{a_0} \oplus a_1) = (\overline{a_0} \oplus a_1) \oplus 1$ $5_0 \approx 0_{5}a_0 = 0_{1} = (\overline{a_0} \oplus a_1) = (\overline{a_0} \oplus a_1) \oplus 1$ $0 = 0 = 0 = 0$ $0 = 0$ $0 = 0$ 0
		$\underline{ = \ \overline{a_o}\overline{a_i} + \overline{a_o}a_i = \overline{a_o} = a_o \oplus $

