

# R40 Datasheet

# **Smart Hardware Processor**

Revision 1.0

Jul. 12, 2016



# **Revision History**

Revision Date		Description
1.0 Jul.12,2016		Initial Release Version.



## **Declaration**

THIS DOCUMENTATION IS THE ORIGINAL WORK AND COPYRIGHTED PROPERTY OF ALLWINNER TECHNOLOGY ("ALLWINNER"). REPRODUCTION IN WHOLE OR IN PART MUST OBTAIN THE WRITTEN APPROVAL OF ALLWINNER AND GIVE CLEAR ACKNOWLEDGEMENT TO THE COPYRIGHT OWNER.

THE INFORMATION FURNISHED BY ALLWINNER IS BELIEVED TO BE ACCURATE AND RELIABLE. ALLWINNER RESERVES THE RIGHT TO MAKE CHANGES IN CIRCUIT DESIGN AND/OR SPECIFICATIONS AT ANY TIME WITHOUT NOTICE. ALLWINNER DOES NOT ASSUME ANY RESPONSIBILITY AND LIABILITY FOR ITS USE. NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THE THIRD PARTIES WHICH MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF ALLWINNER. THIS DATASHEET NEITHER STATES NOR IMPLIES WARRANTY OF ANY KIND, INCLUDING FITNESS FOR ANY PARTICULAR APPLICATION.

THIRD PARTY LICENCES MAY BE REQUIRED TO IMPLEMENT THE SOLUTION/PRODUCT. CUSTOMERS SHALL BE SOLELY RESPONSIBLE TO OBTAIN ALL APPROPRIATELY REQUIRED THIRD PARTY LICENCES. ALLWINNER SHALL NOT BE LIABLE FOR ANY LICENCE FEE OR ROYALTY DUE IN RESPECT OF ANY REQUIRED THIRD PARTY LICENCE. ALLWINNER SHALL HAVE NO WARRANTY, INDEMNITY OR OTHER OBLIGATIONS WITH RESPECT TO MATTERS COVERED UNDER ANY REQUIRED THIRD PARTY LICENCE.



# **Contents**

1. Overview	9
2. Features	10
2.1. CPU Architecture	10
2.2. GPU Architecture	10
2.3. Memory Subsystem	10
2.4. System Peripheral	
2.5. Video Engine	
2.6. Display Subsystem	
2.7. Image In	
2.8. Audio Subsystem	14
2.9. External Peripherals	
2.10. Package	
3. Block Diagram	
4. Pin Description	
4.1. Pin Characteristics	
4.2. Signal Descriptions	
5. Electrical Characteristics	
5.1. Absolute Maximum Ratings	
5.2. Recommended Operating Conditions	
5.3. DC Electrical Characteristics	
5.4. PLL Electrical Characteristics	
5.4.1. CPU PLL Electrical Parameters	
5.4.2. Audio PLL Electrical Parameters	
5.4.3. GPU PLL Electrical Parameters	
5.4.4. Peripheral0/1 PLL Electrical Parameters	
5.4.5. MIPI PLL Electrical Parameters	
5.4.6. DDR0/1 PLL Electrical Parameters	
5.4.7. Video0/1 PLL Electrical Parameters	
5.4.8. VE PLL Electrical Parameters	
5.4.9. DE PLL Electrical Parameters	
5.4.10. SATA PLL Electrical Parameters	
5.5. KEYADC Electrical Characteristics	
5.6. Oscillator Electrical Characteristics	
5.7. Maximum Current Consumption	
5.8. External Memory Electrical Characteristics	
5.8.1. Nand AC Electrical Characteristics	
5.8.2. SMHC AC Electrical Characteristics	
5.9. External Peripherals Electrical Characteristics	
5.9.1. LCD AC Electrical Characteristics	
5.9.2. CSI AC Electrical Characteristics	
5.9.3. EMAC AC Electrical Characteristics	
5.9.4. PS2 AC Electrical Characteristics	
5.9.5. CIR AC Electrical Characteristics	
5.9.6. SPI AC Electrical Characteristics	
5.9.7. UART AC Electrical Characteristics	
5.9.8. TWI AC Electrical Characteristics	
5.9.9. TSC AC Electrical Characteristics	
5.9.10. AC97 AC Electrical Characteristics	
5.9.11. SCR AC Electrical Characteristics	
5.10. Power-up and Power-down Sequence	
6. Package Thermal Characteristics	
O. I denage Thermal Characteristics	





7. Pin Assignment	80
7.1. Pin Map	
7.2 Package Dimension	



# **Figures**

Figure 3-1. R40 Block Diagram	
Figure 5-1. Conventional Serial Access Cycle Timing (SAM0)	
Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1)	
Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2)	61
Figure 5-4. Command Latch Cycle Timing	61
Figure 5-5. Address Latch Cycle Timing	
Figure 5-6. Write Data to Flash Cycle Timing	62
Figure 5-7. Waiting R/B# Ready Timing	62
Figure 5-8. WE# High to RE# Low Timing	62
Figure 5-9. RE# High to WE# Low Timing	63
Figure 5-10. Address to Data Loading Timing	63
Figure 5-11. SMHC in SDR Mode Output Timing	64
Figure 5-12. SMHC in SDR Mode Input Timing	64
Figure 5-13. HV_IF Interface Vertical Timing	65
Figure 5-14. HV_IF Interface Parallel Mode Horizontal Timing	65
Figure 5-15. HV_IF Interface Serial Mode Horizontal Timing	66
Figure 5-16. 8/10/12-bit CMOS Sensor Interface Timing	67
Figure 5-17. 16-bit YCbCr4:2:2 with Separate Sync Timing	67
Figure 5-18. 8-bit YCbCr4:2:2 with Embedded Syncs(BT656) Timing	67
Figure 5-19. Data Sample Timing	67
Figure 5-20. EMAC MII Interface Transmit Timing	68
Figure 5-21. EMAC MII Interface Receive Timing	68
Figure 5-22. PS2 Timing for Master Transmit Data and Device Receive Data	69
Figure 5-23. PS2 Timing for Device Transmit Data and Master Receive Data	69
Figure 5-24. PS2 Timing for Master Sending Command then Device Sending Response	69
Figure 5-25. CIR-RX Timing	70
Figure 5-26. SPI MOSI Timing	70
Figure 5-27. SPI MISO Timing	71
Figure 5-28. UART RX Timing	71
Figure 5-29. UART nCTS Timing	71
Figure 5-30. UART nRTS Timing	72
Figure 5-31. TWI Timing	72
Figure 5-32. TSC Data and Clock Timing	73
Figure 5-33. AC97 Cold Reset Timing	73
Figure 5-34. AC97 Warm Reset Timing	73
Figure 5-35. AC-link Low Power Mode Timing	74
Figure 5-36. BIT_CLK and SYNC Timing	74
Figure 5-37. AC-link Data Transmission Output and Input Timing	74
Figure 5-38. Signal Rise and Fall Timing	
Figure 5-39. SCR Activation and Cold Reset Timing	
Figure 5-40. SCR Warm Reset Timing	
Figure 5-41. R40 Power Up Sequence	
Figure 7-1. R40 Pin Map	
Figure 7-2 RAO Package Dimension	



# **Tables**

Table 4-1. Pin Characteristics	21
Table 4-2. Signal Descriptions	47
Table 5-1. Absolute Maximum Ratings	
Table 5-2. Recommended Operating Conditions	55
Table 5-3. DC Electrical Characteristics	55
Table 5-4. CPU PLL Electrical Parameters	56
Table 5-5. Audio PLL Electrical Parameters	56
Table 5-6. GPU PLL Electrical Parameters	56
Table 5-7. PeripheralO/1 PLL Electrical Parameters	56
Table 5-8. MIPI PLL Electrical Parameters	57
Table 5-9. DDR0/1 PLL Electrical Parameters	57
Table 5-10. Video0/1 PLL Electrical Parameters	57
Table 5-11. VE PLL Electrical Parameters	57
Table 5-12. DE PLL Electrical Parameters	58
Table 5-13. SATA PLL Electrical Parameters	58
Table 5-14. KEYADC Electrical Characteristics	
Table 5-15. 24MHz Crystal Characteristics	58
Table 5-16. 32768Hz Crystal Characteristics	59
Table 5-17. Maximum Current Consumption	59
Table 5-18. NAND Timing Constants	63
Table 5-19. SMHC Timing Constants	64
Table 5-20. LCD HV_IF Interface Timing Constants	66
Table 5-21. CSI Interface Timing Constants	67
Table 5-22. 100Mb/s MII Transmit Timing Constants	68
Table 5-23. 100Mb/s MII Receive Timing Constants	
Table 5-24. PS2 Timing Constants	69
Table 5-25. CIR-RX Timing Constants	70
Table 5-26. SPI Timing Constants	71
Table 5-27. UART Timing Constants	72
Table 5-28. TWI Timing Constants	72
Table 5-29. TSC Timing Constants	73
Table 5-30. AC97 Timing Constants	75
Table 5-31. SCR Timing Constants	77
Table 6-1. R40 Thermal Resistance Characteristics	79



# **About This Documentation**

The documentation describes features of each module, pin/signal characteristics, current consumption, PLL electrical characteristics, the interface timing, thermal and package of R40 processor. The documentation is intended to provide guidance to the hardware designers for electronics or sales personnel for electronic components. This documentation assumes that the reader has a background in electronic components. For details about register descriptions of each module, see the *R40 User Manual*.



## 1. Overview

The R40 processor represents Allwinner's latest achievement in smart hardware processors. The processor is ideal for applications that require 3D graphics, advanced video processing, rich user interfaces, lower power consumption and higher system integration.

The R40 processor has some very exciting features:

- **CPU**: R40 is based on quad-core Cortex<sup>TM</sup>-A7 CPU architecture, the most power efficient CPU core ARM's ever developed.
- **GPU**: R40 adopts the extensively implemented and technically mature Mali400 MP2 to provide mobile users with superior experience in web browsing, video playback and games.
- Video Encoding: High-definition(HD) H.264 video encoder is up to 1080p@45fps.
- Camera: Supports dual CMOS sensor parallel interfaces and 4-channel TVIN, which can easily finish multi-channel video recording.
- **Display**: Content can be displayed on 4-lane MIPI DSI displays, or RGB panel, or LVDS panel.TV-out on HDMI V1.4 is also supported.
- Audio: Integrated audio codec with 24bit/192KHz DAC playback, and supports I2S/PCM interface for connecting to an external audio codec.I2S/PCM interface includes eight channels of TDM with sampling precision up to 32bit/192KHz.
- **Memory**: Supports external memory interfaces to NAND Flash, SD/eMMC, Nor Flash and SDRAM port. SDRAM port can be configured to support LPDDR2, LPDDR3, DDR2, DDR3, DDR3L.
- **Peripherals**: To reduce total system cost, R40 has a broad range of hardware peripherals to meet the flexible peripheral configuration requirements such as UART, RTP, SPI,CIR,USB2.0 OTG, TWI, etc.



### 2. Features

#### 2.1. CPU Architecture

- Quad-core ARM Cortex<sup>TM</sup>-A7 Processor
- ARMv7 ISA standard ARM instruction set
- Thumb-2 Technology
- Jazeller RCT
- NEON Advanced SIMD
- VFPv4 floating point
- Large Physical Address Extensions(LPAE)
- 32KB L1 Instruction cache and 32KB L1 Data cache for per CPU
- 512KB L2 cache shared

#### 2.2. GPU Architecture

- Mali400 MP2
- Supports OpenGL ES 2.0, OpenGL ES 1.1, Open VG 1.1 standard

# 2.3. Memory Subsystem

#### **Boot ROM**

- On-chip 36KB ROM boot loader
- Supports fast boot from NAND Flash, eMMC, SD/TF card and SPI Nor Flash
- Supports system code download through USB OTG
- Boot select pin(FEL) is used to select system boot method: boot from USB when FEL is low level, or else enter into fast boot process

#### **SDRAM**

- Compatible with JEDEC standard DDR2/DDR3/DDR3L/LPDDR2/LPDDR3 SDRAM
- Up to 2GB address space
- 32-bit data bus width
- Supports clock frequency up to 576MHz(DDR3/DDR3L)

#### **NAND Flash**

- Compliant with ONFI 2.3 and Toggle 1.0
- Up to 64-bit ECC per 512 bytes or 1024 bytes
- Supports 1K/2K/4K/8K/16KB page size
- Up to 8-bit data bus width



- Supports 8 chip selects, and 2 ready\_busy signals
- Supports SLC/MLC NAND and EF-NAND
- Supports SDR/Toggle DDR/ONFI DDR NAND interface

#### **SMHC**

- Up to four SMHC controllers
- Compatible with eMMC standard specification V5.0, SD physical layer specification V3.0 ,SDIO card specification V2.0
- 1/4/8-bit bus width
- Embedded special DMA to do data transfer
- Supports hardware CRC generation and error detection
- Supports block size of 1 to 65535 bytes

### 2.4. System Peripheral

#### **Timer**

- 6 Timers
- Two 33-bit AVS counters to synchronize video and audio in the player
- One watchdog to generate reset signal or interrupt
- External 24MHz or 32KHz crystal oscillator input

#### **High Speed Timer**

- 4 High Speed Timers
- Clock source is fixed to AHBCLK, and the pre-scale ranges from 1 to 16
- 56-bit counter that can be separated to 24-bit high register and 32-bit low register

#### **RTC**

- Timer, Calendar, Alarm
- Supports full clock features: second/minute/hour/day/month/year(with leap year)

#### **GIC**

- Supports 16 SGIs(Software Generated Interrupt), 16 PPIs(Private Peripheral Interrupt) and 101 SPIs(Shared Peripheral Interrupts)
- Supports ARM architecture security extensions
- Supports ARM architecture virtualization extensions

#### **DMA**

- 16 channels
- Interrupt generated for each DMA channel
- Transfers data width of 8/16/32/64-bit
- Supports linear and IO address modes



- Programs the DMA burst size
- Flexible data source and destination address generation
- Supports data transfer types with memory-to-memory, memory-to-peripheral, peripheral-to-memory

#### **CCU**

- 13 PLLs, one external 24MHz oscillator, one external 32768Hz oscillator, an on-chip RC oscillator
- Supports clock configuration and clock generated for corresponding modules
- · Supports software-controlled clock gating and software-controlled reset for corresponding modules

#### **PWM**

- 8 PWM channels outputs(4 PWM pairs)
- Supports capture input
- Supports three kinds of output waveforms: continuous waveform, pulse waveform and complementarity pair
- Programmable deadzone generator and controllable dead-time
- 0% to 100% adjustable duty cycle
- Up to 24/100MHz output frequency
- Minimum resolution is 1/65536
- Supports interrupt for PWM output and capture input

#### **Thermal Sensor**

- Temperature Accuracy :  $\pm 3^{\circ}\mathbb{C}$  from  $0^{\circ}\mathbb{C}$  to  $\pm 100^{\circ}\mathbb{C}$ ,  $\pm 5^{\circ}\mathbb{C}$  from  $\pm 20^{\circ}\mathbb{C}$  to  $\pm 125^{\circ}\mathbb{C}$
- Supports over-temperature protection interrupt and over-temperature alarm interrupt
- Averaging filter for thermal sensor reading
- Supports 2 sensors: sensor0 for CPU,sensor1 for GPU

#### **Crypto Engine**

- Supports symmetrical algorithm: AES, DES, 3DES
- Supports hash algorithm: MD5,SHA1,SHA224,SHA256,SHA384,SHA512,HMAC
- Supports asymmetrical algorithm: RSA512,RSA1024,RSA2048
- Supports 160-bit hardware PRNG with 175-bit seed
- Supports 256-bit hardware TRNG
- AES mode: ECB,CBC,CTR,CTS,OFB,CFB
- DES/3DES mode: ECB,CBC,CTR

#### **Security ID**

- One on-chip efuse
- Size up to 2Kbit for security chip ID
- Supports on-line LDO programming

# 2.5. Video Engine



#### Video Decoder

- Supports video decoding up to 1080p@45fps
- Supports multi-formats:

MPEG1 MP/HL: 1080p@45fpsMPEG2 MP/HL: 1080p@45fpsMPEG4 SP/ASP L5: 1080p@45fps

- H.263 BP: 1080p@45fps

- H.264 BP/MP/HP Level4.2: 1080p@45fps

xvid: 1080p@45fps

Sorenson Spark: 1080p@45fpsVP6 6.0/6.1/6.2: 1080P@45fps

- VP8: 1080p@45fps

AVS/AVS+ JiZhun: 1080p@45fpsWMV7/WMV8: 1080p@45fps

- WMV9/VC-1 SP/MP/AP: 1080p@30fps

- JPEG: 16384 x 16384@45MPPS

#### Video Encoder

- H.264 HP encoding up to 1080p@45fps
- JPEG baseline: picture size up to 4096x4096
- Supports H.264 encoding input formats:NV12/NV21/YUV420SP,YUV422SP/NV16,NU12/NV21/YVU420SP, YVU422SP/NV61, 32 x 32 tile-based,128 x 32 tile-based,ARGB8888,RGBA8888,ABGR88888,BGRA8888, YU12/YUV420P,YV12/YVU420P,YU16/YUV422P,YV16/YVU422P,raw YUYV422,raw UYVY422,raw YVYU422,raw VYUY422
- Supports JPEG encoding input formats:YUV420/YUV422/YUV444
- · Alpha blending
- Thumb generation
- 4x2 scaling ratio from 1/16 to 64 arbitrary non-integer ratio

#### 2.6. Display Subsystem

#### **DE2.0**

- Supports output size up to 2048 x 2048
- Supports four alpha blending channels for main display, two channels for aux display
- Supports four overlay layers in each channel, and has an independent scaler
- Supports potter-duff compatible blending operation
- Supports motion-adaptive de-interlace for 480i, 576i and 1080i inputs
- Supports input format YUV422/YUV420/YUV411/ARGB8888/XRGB8888/RGB888/ARGB4444/ARGB1555 and RGB565
- Supports Frame Packing/Top-and-Bottom/Side-by-Side Full/Side-by-Side Half 3D format data
- Supports SmartColor2.0 for excellent display experience
  - Adaptive edge sharping
  - Adaptive color enhancement
  - Adaptive contrast enhancement and fresh tone rectify
- Supports SmartColor2.0 for excellent display experience



#### **Video Output**

- Supports HDMI 1.4 transmitter with HDCP 1.2, up to 1080p@60fps
- Supports 4 lanes MIPI DSI up to 1080p@60fps
- Supports LVDS interface up to 1920 x 1080@60fps
- Supports RGB interface up to 1920 x 1080@60fps
- Supports TV output, including 4-ch CVBS, 1-ch YPbPr and 1-ch VGA

### 2.7. Image In

- Supports TV decoder: 4-ch analog CVBS or 1-ch YPbPr(480i/576i/480p/576p) signal input
- Dual CMOS sensor parallel interfaces :CSIO and CSI1
  - Supports 8-bit YUV422 CMOS sensor interface and 8bit BT656 interface for each CSI
  - Supports CCIR656 protocol for each CSI
  - Supports 16-bit BT1120 interface for CSI0
  - Supports 24-bit RGB/YUV444 input for CSI1
  - Supports multi-channel ITU-R BT.656 time-multiplexed format for CSIO
  - CSIO supports still capture resolution up to 5M, and video capture resolution up to 1080p@30fps
  - CSI1 supports still capture resolution up to 5M, and video capture resolution up to 720p@30fps

### 2.8. Audio Subsystem

#### **Audio Codec**

- Two audio digital-to-analog(DAC) channels
  - Up to 100±3dB SNR during DAC playback
  - Supports DAC sample rate from 8KHz to 192KHz
- Two audio analog-to-digital(ADC) channels
  - Up to 93±3dB SNR during ADC capture
  - Supports ADC sample rate from 8KHz to 48KHz
- Four audio inputs:
  - Two mono microphone inputs
  - One stereo Line-in input
  - One stereo FM-in input
- Two audio outputs:
  - One differential PHONEOUT output
  - One stereo headphone output
- Supports analog/digital volume control
- Supports dynamic range controller adjusting the DAC playback and ADC capture

#### **I2S/PCM**

- Up to two I2S/PCM interfaces
- Compliant with standard Philips Inter-IC sound(I2S) bus specification
- Compliant with left-justified, right-justified, PCM mode, and TDM(Time Division Multiplexing) format
- Full-duplex synchronous work mode
- · Master and slave mode configured
- Adjustable audio sample resolution from 8-bit to 32-bit
- Sample rate from 8KHz to 192KHz
- Supports 8-bit u-law and 8-bit A-law companded sample
- Supports programmable PCM frame width: 1 BCLK width(short frame) and 2 BCLKs width(long frame)



#### One Wire Audio(OWA)

- IEC-60958 transmitter functionality
- Compatible with S/PDIF protocol
- Supports channel status insertion for the transmitter
- Hardware Parity generation on the transmitter
- One 32x24 bits TX FIFO for audio data transfer
- Programmable FIFO thresholds

#### **AC97**

- Compliant with AC97 2.3 component specification
- Full-duplex synchronous serial interface
- Up to 48KHz sampling rate
- Channels support mono or stereo samples of 16(standard),18(optional) and 20(optional) bit wide
- Supports DRA mode

### 2.9. External Peripherals

#### **USB**

- USB 2.0 OTG, with integrated one USB 2.0 analog PHY
  - Compatible with USB2.0 Specification
  - Support High-Speed(HS,480Mbps), Full-Speed(FS,12Mbps), and Low-Speed(LS,1.5Mbps) in host mode
  - Supports High-Speed (HS, 480-Mbps), Full-Speed (FS, 12-Mbps) in Device mode
  - Up to 8 user-configurable endpoints for Bulk , Isochronous, Control and Interrupt(Endpoint1, Endpoint2, Endpoint3, Endpoint4)
- Two USB Hosts, with integrated two USB 2.0 analog PHY
  - Compatible with Enhanced Host Controller Interface(EHCI)Specification, Version 1.0, and the Open Host Controller Interface(OHCI) Specification, Version 1.0a.

#### **EMAC**

- Compliant with IEEE 802.3 standard
- Supports 10/100Mbps data transfer rate
- Supports MII PHY interface
- Supports full and half duplex operations

#### **GMAC**

- Compliant with the IEEE 802.3-2002 standard
- Programmable frame length to support Standard or Jumbo Ethernet frames with size up to 16KB
- Supports 10/100/1000Mbps data transfer rates
- Supports MII/RGMII PHY interface
- Supports a variety of flexible address filtering modes
- Supports full and half duplex operations



#### **Transport Stream Controller**

- Up to 2 Transport Stream Controllers
- One external Synchronous Parallel Interface(SPI) and one external Synchronous Serial Interface(SSI)
- SPI and SSI timing parameters are configurable
- Multiple transport stream packet(188,192,204) format support
- Supports 32-channel PID filter
- · Supports hardware PCR packet detecting
- Supports DVB-CSA V1.1 Descrambler

#### **TWI**

- Up to 5 TWIs(Two Wire Interface)
- Supports Standard mode(up to 100Kbps) and Fast mode(up to 400Kbps)
- Master/Slave configurable
- Allows 10-bit addressing transactions

#### **Smart Card Reader**

- Supports ISO/IEC 7816-3 and EMV2000(4.0) specifications
- Supports synchronous and any other non-ISO 7816 and non-EMV cards
- Supports adjustable clock rate and bit rate
- Configurable automatic byte repetition
- Performs functions needed for complete smart card sessions, including:
  - Card activation and deactivation
  - Cold/warm reset
  - Answer to Reset (ATR) response reception
  - Data transfers to and from the card
- Supports configurable timing functions:
  - Smart Card activation time
  - Smart Card reset time
  - Guard time
  - Timeout timers

#### SPI

- Up to 4 independent SPI controllers, each SPI controller with two CS signals
- Full-duplex synchronous serial interface
- Master/Slave configurable
- 1-,or 2-wire mode
- Polarity and phase are configurable
- SPI clock is configurable

#### **UART**

- Up to 8 UART controllers
  - UARTO with 2 wires for debug tools
  - UART1 with 8 wires
  - UART2/3 each with 4 wires



- Others with 2 wires
- Compatible with industry-standard 16550 UARTs
- Supports for word length from 5 to 8 bits, an optional parity bit, and 1,1.5 or 2 stop bits
- Programmable parity(even, odd and no parity)

#### PS<sub>2</sub>

- Two PS2 controllers
- Compliant with IBM PS2 and AT-compatible keyboard and mouse interface
- Dual-role controller: PS2 host or PS2 device
- · Odd parity generation and checking

#### **CIR**

- Two CIR controllers
- Flexible receiver for consumer IR remote control
- Programmable FIFO thresholds

#### **SATA**

- One SATA Host controller
- Supports SATA 1.5Gb/s and SATA 3.0Gb/s
- Compliant with SATA spec 2.6 and AHCI Revision 1.3 specifications
- Supports external SATA(eSATA)
- · Supports power management features including automatic Partial to Slumber transition

#### Keypad

- One keypad matrix interface up to 8 rows and 8 columns
- Interrupt for key press or key release
- Internal debouncing filter to prevent switching noises

#### **KEYADC**

- Up to two ADC channels for key application
- 6-bit resolution
- Voltage input range between 0V to 2V
- Supports hold key, already hold key and continuous key
- Supports single, normal and continuous mode

#### **RTP**

- 4-wire I/F
- 12-bit SAR type A/D converter
- Dual touch detection
- Sampling frequency up to 2MHz
- Supports X,Y change function



# 2.10. Package

• FBGA 468 balls,0.65 mm ball pitch, 16 mm x 16 mm



# 3. Block Diagram

Figure 3-1 shows the block diagram of the R40 processor.




Figure 3-1. R40 Block Diagram



# 4. Pin Description

#### 4.1. Pin Characteristics

Table 4-1 lists the characteristics of R40 pins from the following ten aspects.

(1). **Ball#**: Package ball numbers associated with each signals.

(2). Pin Name: The name of the package pin.

(3). Signal Name: The signal name for that pin in the mode being used.

(4). Function: Multiplexing function number.

(5). Ball Reset Rel. Function: The function is automatically configured after RESET from low to high.

(6). Type: Denotes the signal direction

I (Input),
O (Output),
I/O(Input/Output),
OD(Open-Drain),
A (Analog),
AI(Analog Input),
AO(Analog Output)
P (Power),
G (Ground)

- (7). Ball Reset State: The state of the terminal at reset.
- (8). **Pull Up/Down**: Denotes the presence of an internal pull-up or pull-down resistor. Pull-up and pull-down resistors can be enabled or disabled via software.
- (9). Buffer Strength: Defines drive strength of the associated output buffer.
- (10). **Power Supply**: The voltage supply for the terminal's IO buffers.



#### **Table 4-1. Pin Characteristics**

Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
DRAM									
F6	SA0/SCAS	SA0/SCAS	NA	NA	0	Z	NA	NA	VCC-DRAM
H5	SA1	SA1	NA	NA	0	Z	NA	NA	VCC-DRAM
G5	SA2	SA2	NA	NA	0	Z	NA	NA	VCC-DRAM
F4	SA3	SA3	NA	NA	0	Z	NA	NA	VCC-DRAM
E6	SA4/SA11	SA4/SA11	NA	NA	0	Z	NA	NA	VCC-DRAM
E12	SA5	SA5	NA	NA	0	Z	NA	NA	VCC-DRAM
C14	SA6	SA6	NA	NA	0	Z	NA	NA	VCC-DRAM
F13	SA7/SBA0	SA7/SBA0	NA	NA	0	Z	NA	NA	VCC-DRAM
D16	SA8	SA8	NA	NA	0	Z	NA	NA	VCC-DRAM
E17	SA9	SA9	NA	NA	0	Z	NA	NA	VCC-DRAM
E11	SA10	SA10	NA	NA	0	Z	NA	NA	VCC-DRAM
E7	SA11/SA4	SA11/SA4	NA	NA	0	Z	NA	NA	VCC-DRAM
C13	SA12	SA12	NA	NA	0	Z	NA	NA	VCC-DRAM
H3	SA13	SA13	NA	NA	0	Z	NA	NA	VCC-DRAM
E9	SA14	SA14	NA	NA	0	Z	NA	NA	VCC-DRAM
E4	SA15/SCS1	SA15/SCS1	NA	NA	0	Z	NA	NA	VCC-DRAM
C16	SBA0/SA7	SBA0/SA7	NA	NA	0	Z	NA	NA	VCC-DRAM
E14	SBA1	SBA1	NA	NA	0	Z	NA	NA	VCC-DRAM
D17	SBA2	SBA2	NA	NA	0	Z	NA	NA	VCC-DRAM
C5	SCAS/SA0	SCAS/SA0	NA	NA	0	Z	NA	NA	VCC-DRAM
C8	SCKN	SCKN	NA	NA	0	Z	NA	NA	VCC-DRAM
C7	SCKP	SCKP	NA	NA	0	Z	NA	NA	VCC-DRAM
C6	SCKE0	SCKE0	NA	NA	0	Z	NA	NA	VCC-DRAM
D3	SCKE1	SCKE1	NA	NA	0	Z	NA	NA	VCC-DRAM
F3	SCS0	SCS0	NA	NA	0	Z	NA	NA	VCC-DRAM
D6	SODT0	SODT0	NA	NA	0	Z	NA	NA	VCC-DRAM
C3	SODT1	SODT1	NA	NA	0	Z	NA	NA	VCC-DRAM
F2	SDQ0	SDQ0	NA	NA	1/0	Z	NA	NA	VCC-DRAM
D2	SDQ1	SDQ1	NA	NA	1/0	Z	NA	NA	VCC-DRAM
G1	SDQ2	SDQ2	NA	NA	1/0	Z	NA	NA	VCC-DRAM
D1	SDQ3	SDQ3	NA	NA	1/0	Z	NA	NA	VCC-DRAM
G2	SDQ4	SDQ4	NA	NA	1/0	Z	NA	NA	VCC-DRAM
F1	SDQ5	SDQ5	NA	NA	1/0	Z	NA	NA	VCC-DRAM
C1	SDQ6	SDQ6	NA	NA	1/0	Z	NA	NA	VCC-DRAM
C2	SDQ7	SDQ7	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A5	SDQ8	SDQ8	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A3	SDQ9	SDQ9	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A6	SDQ10	SDQ10	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A2	SDQ11	SDQ11	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
B3	SDQ12	SDQ12	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
B6	SDQ13	SDQ13	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
B2	SDQ14	SDQ14	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
B5	SDQ15	SDQ15	NA NA	NA NA	1/0	Z	NA NA	NA NA	VCC DRAM
B7	SDQ16	SDQ16	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
C11	SDQ17	SDQ17	NA	NA	1/0	Z	NA NA	NA	VCC-DRAM
A8	SDQ18	SDQ18	NA	NA	1/0	Z	NA	NA	VCC-DRAM
C9	SDQ19	SDQ19	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B11	SDQ20	SDQ20	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B9	SDQ21	SDQ21	NA	NA	1/0	Z	NA	NA	VCC-DRAM
C12	SDQ22	SDQ22	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A9	SDQ23	SDQ23	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A16	SDQ24	SDQ24	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A13	SDQ25	SDQ25	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A17	SDQ26	SDQ26	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A14	SDQ27	SDQ27	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B13	SDQ28	SDQ28	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B17	SDQ29	SDQ29	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B14	SDQ30	SDQ30	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B16	SDQ31	SDQ31	NA	NA	1/0	Z	NA	NA	VCC-DRAM



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
G3	SDQM0	SDQM0	NA	NA	0	Z	NA	NA	VCC-DRAM
B1	SDQM1	SDQM1	NA	NA	0	Z	NA	NA	VCC-DRAM
A7	SDQM2	SDQM2	NA	NA	0	Z	NA	NA	VCC-DRAM
A12	SDQM3	SDQM3	NA	NA	0	Z	NA	NA	VCC-DRAM
E2	SDQS0N	SDQS0N	NA	NA	1/0	Z	NA	NA	VCC-DRAM
E1	SDQS0P	SDQS0P	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B4	SDQS1N	SDQS1N	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A4	SDQS1P	SDQS1P	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B10	SDQS2N	SDQS2N	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A10	SDQS2P	SDQS2P	NA	NA	1/0	Z	NA	NA	VCC-DRAM
B15	SDQS3N	SDQS3N	NA	NA	1/0	Z	NA	NA	VCC-DRAM
A15	SDQS3P	SDQS3P	NA	NA	1/0	Z	NA	NA	VCC-DRAM
E15	SRAS	SRAS	NA	NA	0	Z	NA	NA	VCC-DRAM
E8	SRST	SRST	NA	NA	0	Z	NA	NA	VCC-DRAM
D9	SVREF	SVREF	NA	NA	Р	Z	NA	NA	VCC-DRAM
G6	SWE	SWE	NA	NA	0	Z	NA	NA	VCC-DRAM
H1	SZQ	SZQ	NA	NA	Al	Z	NA	NA	VCC-DRAM
G11,G12,G14, G15,G16,H7,H10,		VCC-DRAM	NA	NA	Р	NA	NA	NA	NA
H12,H13,J8						<u> </u>			
GPIOA		law et							
		Input	0		1				
		Output	1		0				
		ERXD3	2		1			/PD 20	
L23	PA0	SPI1_CS0	3	Function7	1/0	Z	PU/PD		VCC-PA
		UART2_RTS	4		0				
		GRXD3	5		I				
	<del> </del>	Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		ERXD2	2		I				
M19	PA1	SPI1_CLK	3	Function7	1/0	Z	PU/PD	20	VCC-PA
		UART2_CTS	4		I	_			
		GRXD2	5		1				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		ERXD1	2		1				
M23	PA2	SPI1_MOSI	3	Function7	1/0	Z	PU/PD	20	VCC-PA
11123	. , , , _	UART2_TX	4	, and an	0	_	. 67. 5		70017
		GRXD1	5		I				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		ERXD0	2		1				
M22	PA3	SPI1_MISO	3	Function7	1/0	Z	PU/PD	20	VCC-PA
14122	17.5	UART2_RX	4	, unction,	I	_	1 5/1 5	20	VCCIA
		GRXD0	5		ı				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		ETXD3	2		0				
N424	DA 4	SPI1_CS1	3	Function 7	1/0	]	DIT/DD	20	VCC DA
M21	PA4	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PA
		GTXD3	5		0	]			
		Reserved	6		NA	]			
		IO Disable	7		OFF	1			
		Input	0		ı				
M20	PA5	Output	1	Function7	0	Z	PU/PD	20	VCC-PA
		ETXD2	2		0	1			
	l		ĺ	I		1	l .	l	



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		SPI3_CS0	3		I/O				
		Reserved	4		NA	1			
		GTXD2	5		0	1			
		Reserved	6		NA	1			
		IO Disable	7		OFF	-			
		Input	0		ı				
		Output	1		0	1			
		ETXD1	2		0	-			
		SPI3_CLK	3		1/0	-			
M24	PA6	Reserved	4	Function7	NA NA	Z	PU/PD	20	VCC-PA
		GTXD1	5		0	-			
		Reserved	6		NA	-			
			7			-			
		IO Disable			OFF				
		Input	0		1	-			
		Output	1		0	-			
		ETXD0	2		0	-			
N24	PA7	SPI3_MOSI	3	Function7	1/0	Z	PU/PD	20	VCC-PA
		Reserved	4		NA	-			
		GTXD0	5		0	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		ERXCK	2		I				
N23 PA8	SPI3_MISO	3	Function7	1/0	z	PU/PD	20	VCC-PA	
		Reserved	4	- -	NA				
		GRXCK	5		1	_			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		ERXERR	2	- Function7	I				
N22	PA9	SPI3_CS1	3		1/0	Z	PU/PD	20	VCC-PA
1424	170	Reserved	4		NA		10/10	20	VCC-FA
		GNULL/ERXERR	5		ı				
		I2S1_MCLK	6		0				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		ERXDV	2		I				
NO4	DA10	Reserved	3	Eunstion 7	NA	7	חוו/חם	20	VCC DA
N21	PA10	UART1_TX	4	Function7	0	Z	PU/PD	20	VCC-PA
		GRXCTL/ERXDV	5		I				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0	]			
		EMDC	2		0	1			
		Reserved	3	<u> </u>	NA	1_	D. 1 = -		
N20	PA11	UART1_RX	4	Function7	I	Z	PU/PD	20	VCC-PA
		GMDC	5		0	1			
		Reserved	6	1	NA	1			
		IO Disable	7		OFF	1			
		Input	0		1				
		Output	1		0	1			
		EMDIO	2		1/0	1			
		UART6_TX	3		0	1			
N19	PA12	UART1_RTS	4	Function7	0	Z	PU/PD	20	VCC-PA
		GMDIO	5		1/0	1			
		Reserved	6		NA	1			
		IO Disable	7	-	OFF	-			
		-	0		I				
P23	PA13	Input		Function7		z	PU/PD	20	VCC-PA
		Output	1		0				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		ETXEN	2		0				
		UART6_RX	3		ı				
		UART1_CTS	4		1	_			
		GTXCTL/ETXEN	5		0	_			
		Reserved	6		NA	-			
		IO Disable	7		OFF	_			
		Input	0		1				
		Output	1		0	_			
		ETXCK	2		ı				
		UART7_TX	3		0				
P22	PA14	UART1_DTR	4	Function7	0	z	PU/PD	20	VCC-PA
		GNULL/ETXCK	5		ı				
		I2S1_BCLK	6		1/0	-			
		IO Disable	7		OFF	_			
		Input	0		1				
		Output	1		0	_			
		ECRS	2		1	-			
		UART7_RX	3		1	_			
R22	PA15	UART1_DSR	4	Function7	1	Z	PU/PD	20	VCC-PA
		GTXCK/ECRS	5		0,1	-			
		I2S1_LRCK	6		1/0	_			
		IO Disable	7		OFF	-			
		+	0		ı				
		Input Output	1		0	_			
		ECOL			1	-			
R21 PA16	Reserved	3		0	1				
	UART1_DCD	4	Function7	1	Z	PU/PD	20	VCC-PA	
	GCLKIN/ECOL	5		1	-				
		I2S1_DO	6		0	-			
		IO Disable	7		OFF				
		+	0		1				
		Input Output	1		0	-			
		ETXERR	2		0	-			
		Reserved	3		1	_			
R20	PA17	UART1_RING	4	Function7	1	Z	PU/PD	20	VCC-PA
		GNULL/ETXERR	5		0	_			
		I2S1_DI	6		1	_			
		IO Disable	7		OFF	-			
L17	VCC-PA	VCC-PA	NA	NA	P	NA	NA	NA	NA
GPIOB	VCC-FA	VCC-FA	IVA	INA	ļ r	IVA	IVA	IVA	IVA
GIIOD		Input	0		1				
		Output	1		0	-			
		TWI0_SCK	2		1/0	1			
		PLL_LOCK_DBG	3		1/0	1			
L22	PB0	Reserved	4	Function7	NA NA	- z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF	-			
		Input	0		1				
		Output	1		0	-			
		TWI0_SDA	2		1/0	1			
		Reserved	3		NA	1			
K22	PB1	Reserved	4	Function7	NA	z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		Reserved	6		NA NA	1			
		IO Disable	7		OFF	1			
		Input	0		1				
		Output	1		0	-			
		Reserved	2		NA	-			
K23	PB2	PWM0	3	Function7	I/O	Z	PU/PD	20	VCC-IO
ILLJ	1 04	Reserved	4	i diledon/	NA	1	1 0/10	20	V CC-10
		Reserved	5	-	NA NA	1			
						-			
		Reserved	6		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		IO Disable	7		OFF				
		Input	0		<u> </u>				
		Output	1		0				VCC-IO
		Reserved	2		NA				
K24	PB3	PWM1	3	Function7	1/0	Z	PU/PD	20	
		OWA_MCLK	4		0	_	. 67. 5	20	
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF .				
		Input	0		1				
		Output CIRO_RX	2		0	-			
		Reserved	3		NA				
J24	PB4	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF	-			
		Input	0		I				
		Output	1		0				
		I2S_MCLK	2		0				
K20	PB5	AC97_MCLK	3	Function 7	0	7	PU/PD	20	VCC 10
K2U	PB5	Reserved	4	Function7	NA	Z	PO/PD	20	VCC-IO
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		I2S_BCLK	2		1/0	-			
K21 PB6	AC97_BCLK	3	Function7	l NA	Z	PU/PD	20	VCC-IO	
		Reserved	4		NA NA	-			
		Reserved Reserved	6		NA NA	-			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0	- z			
		I2S_LRCK	2		1/0				
		AC97_SYNC	3		0		PU/PD	20	VCC-IO
J20	PB7	Reserved	4	Function7	NA				
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		12S_DO0	2		0				
J21	PB8	AC97_DO	3	Function7	0	Z	PU/PD	20	VCC-IO
		Reserved	5		NA NA	-			
		Reserved Reserved	6		NA NA	-			
		IO Disable	7		OFF	-			
		Input	0		1				
		Output	1		0	-			
		I2S_DO1	2		0	-			
		Reserved	3		NA	1_			
J22	PB9	PWM6	4	Function7	1/0	Z	PU/PD	20	VCC-IO
		Reserved	5		NA	1			
		Reserved	6		NA	]			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
J23	PB10	12S_DO2	2	Function7	0	Z	PU/PD	20	VCC-IO
		Reserved	3		NA				
		PWM7	4		1/0				
		Reserved	5		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1	- - - Function7	0				
		I2S_DO3	2		0				
J19	PB11	Reserved	3		NA	 - Z	PU/PD	20	VCC-IO
119	PBII	Reserved	4	Function/	NA		FO/FD	20	VCC-10
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		I2S_DI	2		1				
G19	PB12	AC97_DI	3	Function7	1	- Z	PU/PD	20	VCC-IO
		Reserved	4		NA		,		
		Reserved	5	_	NA				
		Reserved	6	<u> </u> -	NA	  -			
		IO Disable	7		OFF				
		Input	0	-	1	-			
		Output	1	-	0	-			
		SPI2_CS1	2	- -	1/0	- -			VCC-IO
G20	PB13	Reserved	3	Function7	NA	- z	PU/PD	20	
		OWA_DO	4		0	-			
		Reserved	5		NA				
		Reserved	6		NA	_			
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1	_	0	_			
	SPI2_CS0	2		1/0	_				
G21	G21 PB14	JTAG_MS0	3	Function7	1	z z	PU/PD	20	VCC-IO
		Reserved	4	+	NA	-			
		Reserved	5	_	NA	-			
		Reserved  IO Disable	7	1	NA OFF				
			0		I				
		Input Output	1		0	-			
		SPI2_CLK	2		1/0	- Z	PU/PD	20	VCC-IO
		JTAG_CK0	3		1/0				
H22	PB15	Reserved	4	Function7	NA				
		Reserved	5	_	NA	_			
		Reserved	6	_	NA	-			
		IO Disable	7	_	OFF	-			
		Input	0		ı				
		Output	1		0				
		SPI2_MOSI	2	1	1/0	1			
		JTAG_DO0	3	1	0	1			
H23	PB16	Reserved	4	- Function7	NA	- Z	PU/PD	20	VCC-IO
		Reserved	5	4	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		I				
		Output	1	1	0	1			
		SPI2_MISO	2	1	1/0	1			
C22	DD17	JTAG_DI0	3	Eupstion 7	I		DIT/DD	20	VCC IO
U22	G22 PB17	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
G23	PB18	TWI1_SCK	2	Function7	1/0	z	PU/PD	20	VCC-IO
		Reserved	3		NA				
		Reserved	4		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF	1			
		Input	0		I				
		Output	1		0	-			
		TWI1_SDA	2		1/0	-			
		Reserved	3		NA	-			
G24	PB19	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA	1			
		Reserved	6		NA	-			
		IO Disable	7		OFF	-			
		Input	0		1				
		Output	1		0	-			
		TWI2_SCK	2		1/0	-			
		Reserved	3		NA	-			
F24	PB20	PWM4	4	Function7	1/0	z	PU/PD	20	VCC-IO
						-			
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF .				
		Input	0		I	-			
		Output	1		0				
		TWI2_SDA	2		1/0	-			
F21 PB21	Reserved	3	Function7	NA	Z	PU/PD	20	VCC-IO	
		PWM5	4	- unction,	1/0	_	10/10		
		Reserved	5		NA				
	Reserved	6		NA					
	IO Disable	7		OFF					
		Input	0		I				
	Output	1		0					
	UARTO_TX	2		0					
522	DD22	Reserved	3	Formation 7	NA	]	DI 1/DD	20	V66 10
F22	PB22	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA	]			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		UARTO_RX	2		I	-			
		CIR1_RX	3		I	-			
F23	PB23	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF	1			
GPIOC	<u> </u>	1	<u>I</u>	I	<u> </u>	I	<u> </u>	I	<u> </u>
T		Input	0		1				
		Output	1		0	1			
		NWE	2		0	1			
		SPI0_MOSI	3		1/0	1			
AB11	PC0	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PC
					NA NA	-			
		Reserved	5			-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		0	-			
		Output	1		0	-			
		NALE SDIO MISO	3		1/0	1			
AC10	PC1	SPI0_MISO		Function7	NA	Z	PU/PD	20	VCC-PC
		Reserved	4			-			
		Reserved	5		NA	-			
			6	]	NA				
		Reserved			0.5-	1			
		IO Disable	7		OFF				
		IO Disable Input	7		I				
AD10	PC2	IO Disable	7	Function7	OFF I O O	Z	PU/PD	20	VCC-PC



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		SPIO_CLK	3		1/0				
		Reserved	4		NA	-			
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NCE1	2		0				
AB12	PC3	Reserved	3	Function7	NA	- PU	PU/PD	20	VCC-PC
ADIZ	PCS	Reserved	4	Function/	NA		PO/PD	20	VCC-PC
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NCE0	2		0	-			
		Reserved	3		NA	-			
W16	PC4	Reserved	4	Function7	NA	PU	PU/PD	20	VCC-PC
		Reserved	5		NA	-			
		Reserved	6		NA NA	1			
		IO Disable	7		OFF	-			
					UFF				
		Input	0		1	1			
		Output	1		0	-			
		NRE	2		0	-			
AC18	PC5	SDC2_DS	3	Function7	1	z	PU/PD	20	VCC-PC
		Reserved	4		NA	- -			
		Reserved	5		NA	  -			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NRB0	2		1				
4643	DCC.	SDC2_CMD	3	From addition 7	1/0		DI 1/DD	20	VCC DC
AC12	PC6	Reserved	4	Function7	NA	- PU	PU/PD	20	VCC-PC
		Reserved	5		NA	1			
		Reserved	6		NA				
		IO Disable	7		OFF	-			
		Input	0		ı				
		Output	1		0	1			
		NRB1	2		1	-			
		SDC2_CLK	3		0	_			
AB13	PC7	Reserved	4	Function7	NA	PU	PU/PD	20	VCC-PC
						-			
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF .				
		Input	0		1	-			
		Output	1		0	_			
		NDQ0	2		1/0	_			
AC14	PC8	SDC2_D0	3	Function7	1/0	z	PU/PD	20	VCC-PC
		Reserved	4		NA		-, -	-	
		Reserved	5		NA	_			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NDQ1	2		1/0	]			
		SDC2_D1	3	Function7	1/0	1			
AB15	PC9	Reserved	4	, unction,	NA	Z	PU/PD	20	VCC-PC
		Reserved	5		NA	†			
		Reserved	6		NA NA	-			
		IO Disable	7	-	OFF	-			
					Urr				
AC17	PC10	Input	0	Function7		z	PU/PD	20	VCC-PC
		Output	1		0				<u> </u>



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		NDQ2	2	_	1/0				
		SDC2_D2	3	<u> </u> -	1/0	1			
		Reserved	4	-	NA				
		Reserved	5	<u> </u> -	NA	1			
		Reserved	6	<u> </u>	NA				
		IO Disable	7		OFF				
		Input	0	<u> </u> -	1	1			
		Output	1	-	0				
		NDQ3	2	<u> </u> -	1/0	1			
AC13	PC11	SDC2_D3	3	Function7	1/0	z	PU/PD	20	VCC-PC
		Reserved	4	<u> </u>	NA				
		Reserved	5	-	NA	<u> </u>			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0	_	1				
		Output	1		0				
		NDQ4	2		1/0				
AD14	PC12	SDC2_D4	3	Function7	1/0	- Z	PU/PD	20	VCC-PC
		Reserved	4	-	NA	_	. 5,15	20	
		Reserved	5		NA	_			
		Reserved	6		NA	_			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NDQ5	2		1/0				
AC15	DC12	SDC2_D5	3	Function 7	1/0	7	DIT /DD	20	VICE DC
AC15	PC13	Reserved	4	- Function7	NA	- Z	PU/PD	20	VCC-PC
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1	1	0				
		NDQ6	2	1	1/0				
		SDC2_D6	3	1	1/0	_			
AD16	PC14	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PC
		Reserved	5		NA				
		Reserved	6	-	NA	_			
		IO Disable	7	-	OFF	_			
		Input	0		1				
		Output	1	-	0	1			
		NDQ7	2	-	1/0	1			
		SDC2_D7	3	-	1/0	_			
AD17	PC15	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PC
		Reserved	5	1	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		I				
		Output	1	†	0	1			
		NWP	2	-	0	-			
		Reserved	3	1	NA	†			
Y14	PC16	Reserved	4	Function7	NA	PD	PU/PD	20	VCC-PC
		Reserved	5	-	NA	1			
		Reserved	6	-	NA	†			
		IO Disable	7	-	OFF	1			
		Input	0		I				
		Output	1	-	0	-			
		NCE2	2	-	0	-			
		Reserved		-		+			
AC16	PC17		3	Function7	NA NA	- PU	PU/PD	20	VCC-PC
		Reserved	4	-	NA NA	-	PU/PD		VCC-PC
		Reserved	5	-	NA	-			
		Reserved	6		NA	4			
	2012	IO Disable	7	=	OFF .	1	D /		
AB16	PC18	Input	0	Function7	1	PU	PU/PD	20	VCC-PC



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Output	1		0				
		NCE3	2	1	0	1			
		Reserved	3	1	NA	1			
		Reserved	4	1	NA	1			
		Reserved	5	1	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		I				
		Output	1		0	-			
		NCE4	2		0	-			
		SPI2_CS0	3		1/0	-			
AA16	PC19	Reserved	4	Function7	NA NA	Z	PU/PD	20	VCC-PC
		Reserved	5		NA	-			
		Reserved	6		NA NA	-			
		IO Disable	7		OFF	-			
			0		I				
		Input	<u> </u>	-		-			
		Output	1	-	0	-			
		NCE5	2	-	0	-			
AB18	PC20	SPI2_CLK	3	Function7	1/0	z	PU/PD	20	VCC-PC
		Reserved	4		NA	-			
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0	_			
		NCE6	2		0	_			
AA14	PC21	SPI2_MOSI	3	Function7	1/0		PU/PD	20	VCC-PC
		Reserved	4		NA	_	,		
		Reserved	5		NA	-			
		Reserved	6	_	NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		NCE7	2		0				
Y16	PC22	SPI2_MISO	3	Function7	1/0	Z	PU/PD	20	VCC-PC
110	F C22	Reserved	4	Tunction	NA		10/10	20	VCC-FC
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		Reserved	2		NA				
AD47	DC22	SPIO_CSO	3	Function 7	1/0	, DI	DIT/DD	20	VCC DC
AB17	PC23	Reserved	4	Function7	NA	PU	PU/PD	20	VCC-PC
		Reserved	5		NA	1			
		Reserved	6	]	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		I				
		Output	1	1	0	1			
		NDQS	2	1	1/0	1			
		SDC2_RST	3	1	0	1			
AD13	PC24	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PC
		Reserved	5	1	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
T15,U15	VCC-PC	VCC-PC	NA	NA	P	NA	NA	NA	NA
GPIOD	1	1	<u> </u>	I ·	<u> </u>	I	<u> </u>	<u> </u>	<u> </u>
JOD		Input	0						
		Output	1	1	0	1			
				-		-			
M2	PD0	LCD0_D0	2	Function7	0	Z	PU/PD	20	VCC-PD
		LVDS0_VP0	3	0	0		PO/PD	20	VCC-FD
		Reserved	4	-	NA	-			
		Reserved	5		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_D1	2		0	_ - z			
M1	PD1	LVDS0_VN0	3	Function7	0		PU/PD	20	VCC-PD
IVII	PDI	Reserved	4	- unctions	NA		FO/FD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		LCD0_D2	2		0				
N2	PD2	LVDS0_VP1	3	Function7	0	- Z	PU/PD	20	VCC-PD
		Reserved	4		NA		,		
		Reserved	5		NA				
		Reserved	6		NA	4			
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0	-			
		LCD0_D3	2		0	- -			
M3	PD3	LVDS0_VN1	3	Function7	0	- z	PU/PD	20	VCC-PD
		Reserved	4		NA				
		Reserved	5		NA				
		Reserved	6		NA	_			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0	_			
		LCD0_D4	2		0	_			
P1	PD4	LVDS0_VP2	3	Function7	0	z	PU/PD	20	VCC-PD
		Reserved	4		NA	-			
		Reserved	5		NA	-			
		Reserved IO Disable	7		NA OFF				
			0		I				
		Input Output	1		0				
		LCD0_D5	2		0	_			
		LVDS0_VN2	3		0	- z	PU/PD	20	VCC-PD
P2	PD5	Reserved	4	Function7	NA				
		Reserved	5		NA	_			
		Reserved	6		NA	-			
		IO Disable	7		OFF	_			
		Input	0		ı				
		Output	1	1	0	1			
		LCD0_D6	2	1	0	1			
		LVDS0_VPC	3		0	1_			
R1	PD6	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5	1	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		I				
		Output	1		0				
		LCD0_D7	2		0				
D2	PD7	LVDS0_VNC	3	Function 7	0	] - z	PU/PD	20	VCC-PD
P3	רטו	Reserved	4	Function7	NA		רט/דט	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
R2	PD8	LCD0_D8	2	Function7	0	z	PU/PD	20	VCC-PD
		LVDS0_VP3	3		0			20	
		Reserved	4		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	5		NA				
		Reserved	6		NA	_			
		IO Disable	7		OFF				
		Input	0		1	_			
		Output	1		0	_			
		LCD0_D9	2		0				
R3	PD9	LVDS0_VN3	3	- Function7	0		PU/PD	20	VCC-PD
		Reserved	4	- unction,	NA	_	. 57. 5		76615
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_D10	2		0				
L5	PD10	LVDS1_VP0	3	- Function7	0	z	PU/PD	20	VCC-PD
25	1510	Reserved	4	- unction/	NA		1 0/1 2	20	Vecilo
		Reserved	5		NA	_			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_D11	2		0				
14	DD11	LVDS1_VN0	3	Eunction 7	0		PU/PD	20	VCC-PD
L4	PD11	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5	]	NA				
		Reserved	6	]	NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_D12	2	Function7	0				
		LVDS1_VP1	3		0				VCC-PD
L3	PD12	Reserved	4		NA	Z	PU/PD	20	
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		ı				
		Output	1	=	0	- Z	PU/PD	20	
		LCD0_D13	2	=	0				
		LVDS1_VN1	3	-	0				VCC-PD
M4	PD13	Reserved	4	Function7	NA				
		Reserved	5	1	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	1	OFF	1			
		Input	0		ı				
		Output	1	1	0	1			
		LCD0_D14	2	1	0	1			
		LVDS1_VP2	3	1	0	1			
N3	PD14	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5	-	NA	1			
		Reserved	6	1	NA	1			
		IO Disable	7	-	OFF	1			
		Input	0		I				
		Output	1	-	0	1			
		LCD0_D15	2	1	0	†			
		LVDS1_VN2	3	1	0	1			
N4	PD15	Reserved	4	Function7	NA	– z	PU/PD	20	VCC-PD
		Reserved	5	1	NA	1			
		Reserved	6	1	NA NA	-			
		IO Disable	7	+	OFF	-			
		Input	0	-	0	-			
P5	PD16	Output	1	Function7	0	z	PU/PD	20	VCC-PD
		LCD0_D16	2	-	0	-			
	LVDS1_VPC	3		0					



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	4		NA				
		Reserved	5		NA	-			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		LCD0_D17	2		0				
		LVDS1_VNC	3		0	1_			
P4	PD17	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		İ				
		Output	1		0				
		LCD0_D18	2		0				
25	DD40	LVDS1_VP3	3	]	0	1_	21.1/22	20	V66 PP
R5	PD18	Reserved	4	<del>-</del>	NA	Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		LCD0_D19	2		0				
D4	DD40	LVDS1_VN3	3		0	]_	DI 1/DD	20	V66 DD
R4	PD19	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		LCD0_D20	2		0				
тэ	PD20	CSI1_MCLK	3	Function 7	0	7	DIT/DD	20	VCC-PD
T2	PD20	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_D21	2		0				
U1	PD21	SMC_VPPEN	3	- Function7	0	Z	PU/PD	20	VCC-PD
01	1021	Reserved	4	Talletion	NA	- Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0	1	I				
		Output	1		0				
		LCD0_D22	2	1	0				
U2	PD22	SMC_VPPPP	3	Function7	0	Z	PU/PD	20	VCC-PD
		Reserved	4		NA		,		
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7	ļ	OFF				
		Input	0	4	1				
		Output	1	4	0				
		LCD0_D23	2	4	0				
T3	PD23	SMC_DET	3	Function7	1	Z	PU/PD	20	VCC-PD
		Reserved	4	4	NA		PU/PD		
		Reserved	5	4	NA				
		Reserved	6	-	NA				
		IO Disable	7		OFF				
		Input	0	4	1	-	_		
T4	PD24	Output	1	Function7	0	Z	PU/PD	20	VCC-PD
	Ì	LCD0_CLK	2		0	ĺ			



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		SMC_VCCEN	3		0				
		Reserved	4	1	NA	1			
		Reserved	5		NA	-			
		Reserved	6	1	NA	1			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_DE	2		0				
		SMC_RST	3		0				
T5	PD25	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		LCD0_HSYNC	2		0				
		SMC_SLK	3	<u> </u>	0	1_			
U5	PD26	Reserved	4	Function7	NA	- Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		LCD0_VSYNC	2		0				
		SMC_SDA	3		1/0	1_			
U6	PD27	Reserved	4	Function7	NA	- Z	PU/PD	20	VCC-PD
		Reserved	5		NA				
		Reserved	6		NA	1			
		IO Disable	7		OFF				
N7,N8	VCC-PD	VCC-PD	NA	NA	Р	NA	NA	NA	NA
GPIOE									
		Input	0		I				
		Output	1		0				
		TSO_CLK	2		1				
AA17	PE0	CSIO_PCLK	3	Function7	1	 - Z	PU/PD	20	VCC-PE
AAI/	1 20	Reserved	4	Tunction	NA		10/10	20	VCC-FL
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		TSO_ERR	2		1				
Y17	PE1	CSI0_MCLK	3	Function7	0		PU/PD	20	VCC-PE
. = -	l ·	Reserved	4		NA	<sub>1</sub> =	,	_ <del>-</del>	
				_	-				
		Reserved	5		NA	-			
		Reserved Reserved	5		NA NA				
		Reserved	5 6 7		NA				
		Reserved Reserved IO Disable Input	5 6 7 0		NA NA OFF				
		Reserved Reserved IO Disable Input Output	5 6 7 0 1		NA NA OFF				
		Reserved Reserved IO Disable Input Output TS0_SYNC	5 6 7 0 1 2		NA NA OFF				
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC	5 6 7 0 1 2 3	Function7	NA NA OFF I O I	- Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved	5 6 7 0 1 2 3 4	- Function7	NA NA OFF I O I I NA	- Z	PU/PD	20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved	5 6 7 0 1 2 3 4 5	- Function7	NA NA OFF I O I I NA NA	Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TS0_SYNC CSI0_HSYNC Reserved Reserved Reserved	5 6 7 0 1 2 3 4 5	- Function7	NA NA OFF I O I I NA NA NA	Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved Reserved IO Disable	5 6 7 0 1 2 3 4 5 6 7	- Function7	NA NA OFF I O I I NA NA NA OFF	Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved Reserved IO Disable Input	5 6 7 0 1 2 3 4 5 6 7	- Function7	NA NA OFF I O I I NA NA NA OFF I	- Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved IO Disable Input Output	5 6 7 0 1 2 3 4 5 6 7 0	Function7	NA NA OFF I O I I NA NA OFF I O O O O O O O O O O O O O O O O O	- Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved IO Disable Input Output TSO_DVLD	5 6 7 0 1 2 3 4 5 6 7 0	Function7	NA NA OFF I O I I NA NA NA OFF I	- Z		20	VCC-PE
W17	PE2	Reserved Reserved IO Disable Input Output TS0_SYNC CSI0_HSYNC Reserved Reserved IO Disable Input Output TS0_DVLD CSI0_VSYNC	5 6 7 0 1 2 3 4 5 6 7 0 1 2 3	Function7	NA NA OFF I O I I NA NA OFF I O I I I I I I I I I I I I I I I I	- Z	PU/PD		VCC-PE
		Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved IO Disable Input Output TSO_DVLD CSIO_VSYNC Reserved	5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4		NA NA OFF I O I I NA NA OFF I O I I NA NA NA OFF I O I I NA			20	
		Reserved Reserved IO Disable Input Output TS0_SYNC CSI0_HSYNC Reserved Reserved IO Disable Input Output TS0_DVLD CSI0_VSYNC Reserved Reserved	5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4 5		NA NA OFF I O I I NA NA OFF I O I I NA NA NA NA NA NA NA NA NA		PU/PD		
		Reserved Reserved IO Disable Input Output TSO_SYNC CSIO_HSYNC Reserved Reserved IO Disable Input Output TSO_DVLD CSIO_VSYNC Reserved	5 6 7 0 1 2 3 4 5 6 7 0 1 2 3 4		NA NA OFF I O I I NA NA OFF I O I I NA NA NA OFF I O I I NA		PU/PD		



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Input	0		ı				
		Output	1		0				
		TSO_DO	2		1				
V4.0	DE 4	CSIO_DO	3	Franchica 7	I	]	DI 1/DD	20	VCC DE
Y19	PE4	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PE
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		TS0_D1	2		1	_			
AA19	PE5	CSIO_D1	3	Function7	1	Z	PU/PD	20	VCC-PE
		SMC_VPPEN	4		0	-			
		Reserved	5		NA				
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input Output	0		0				
		TSO_D2	2		1				
		CSI0_D2	3		1	-			
AB19	PE6	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PE
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		TS0_D3	2		I				
AC19	PE7	CSI0_D3	3	Function7	ı	Z	PU/PD	20	VCC-PE
AC19	PE/	Reserved	4	Function/	NA		PO/PD	20	VCC-PE
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0	_			
		TSO_D4	2		I	-			
AD19	PE8	CSIO_D4	3	Function7	1	Z	PU/PD	20	VCC-PE
		Reserved	4		NA NA				
		Reserved	5	-	NA NA	-			
		Reserved  IO Disable	7		OFF	-			
		Input	0		I				
		Output	1		0	-			
		TSO_D5	2						
		CSIO_D5	3		I				
AD20	PE9	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-PE
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		TS0_D6	2		I				
AB20	PE10	CSIO_D6	3	Function7	I	Z	PU/PD	20	VCC-PE
		Reserved	4		NA	-	. =,. =		· · -
		Reserved	5		NA				
		Reserved	6	_	NA				
		IO Disable	7		OFF				
		Input	0	-		-			
		Output	1	-	0	-			
AC30	DE44	TSO_D7	2	Function 7		-	DIT/DD	20	VCC PF
AC20	PE11	CSIO_D7	3	Function7	I NA	Z	PU/PD	20	VCC-PE
		Reserved	5	-	NA NA	-			
		Reserved		-		-			
	1	Reserved	6		NA				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		IO Disable	7		OFF				
U17	VCC-PE	VCC-PE	NA	NA	Р	NA	NA	NA	NA
GPIOF					_				<u></u>
		Input	0		1				
		Output	1		0				
		SDC0_D1	2		1/0				
AA11	PF0	Reserved	3	Function7	NA	z	PU/PD	20	VCC-PF
		JTAG_MS1	4	_	1		,		
		Reserved	5	_	NA				
		Reserved	6	_	NA				
		IO Disable	7		OFF				
		Input	0	_	1				
		Output	1		0				
		SDC0_D0	2		1/0				
Y11	PF1	Reserved	3	Function7	NA .	z	PU/PD	20	VCC-PF
		JTAG_DI1	4	_	1				
		Reserved	5	_	NA	_			
		Reserved	6	_	NA	_			
		IO Disable	7		OFF				+
		Input	0	_	0				
		Output	1	_	0				
		SDC0_CLK	2	_	0				
W11	PF2	Reserved	3	Function7	NA O	z	PU/PD	20	VCC-PF
		UARTO_TX Reserved	+	-					
		Reserved	6		NA NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1	Function7	0				VCC-PF
		SDC0_CMD	2		1/0				
		Reserved	3		NA NA				
AA13	PF3	JTAG_DO1	4		0	Z	PU/PD	20	
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1	+	0	-			
		SDC0_D3	2		1/0				
		Reserved	3		NA				
Y13	PF4	UARTO_RX	4	Function7	1	Z	PU/PD	20	VCC-PF
		Reserved	5	7	NA				
		Reserved	6	7	NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0				
		SDC0_D2	2		1/0				
W/12	DEE	Reserved	3	Function 7	NA		חוו /חר	20	VCC DE
W13	PF5	JTAG_CK1	4	Function7	I	Z	PU/PD	20	VCC-PF
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
T12	VCC-PF	VCC-PF	NA	NA	Р	NA	NA	NA	NA
GPIOG					1	_	_		
		Input	0		1				
		Output	1		0				
		TS1_CLK	2		1				
AA20	PG0	CSI1_PCLK	3	Function7	1	z	PU/PD	20	VCC-PG
		SDC1_CMD	4	_	1/0		PU/PD		
		Reserved	5	_	NA	_			
		Reserved	6	_	NA	_			
		IO Disable	7		OFF				
Y20	PG1	Input	0	Function7	1	z	PU/PD	20	VCC-PG
Y20	PG1	Output	1	Function7	0	_ z	PU/PD	20	VCC-PG



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		TC4 FDD	2						
		TS1_ERR	3		0	-			
		CSI1_MCLK	4		0	-			
		SDC1_CLK Reserved	5		NA	-			
		Reserved	6		NA NA	-			
		IO Disable	7		OFF	-			
		+	0		I				
		Input			-	-			
		Output	2		0	-			
		TS1_SYNC  CSI1_HSYNC	3			-			
AB21	PG2		+	Function7	·	Z	PU/PD	20	VCC-PG
		SDC1_D0  Reserved	5		1/0	-			
					NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0	1			
		TS1_DVLD	2		1	-			
AC21	PG3	CSI1_VSYNC	3	Function7	1	Z	PU/PD	20	VCC-PG
		SDC1_D1	4		1/0	-			
		Reserved	5		NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0		I	-			
		Output	1		0	  -			
		TS1_D0	2		1	-			
AB22	PG4	CSI1_D0	3	Function7	1	   Z	PU/PD	20	VCC-PG
		SDC1_D2	4	_	1/0	_			
		CSI0_D8	5		1	-			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0	-			
		TS1_D1	2		1				
AC22	PG5	CSI1_D1	3	Function7	1	z	PU/PD	20	VCC-PG
7.022	. 3	SDC1_D3	4	- Tunction?	1/0	_	F0/F0		70010
		CSI0_D9	5		1	-			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1	-			
		Output	1		0				
		TS1_D2	2		I				
AD22	PG6	CSI1_D2	3	Function7	I	Z	PU/PD	20	VCC-PG
,,522	, 50	UART3_TX	4	. unction/	0		1 3/1 5		VCC 1 G
		CSIO_D10	5		I	_			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0	_			
		TS1_D3	2		I	]			
VD33	DG7	CSI1_D3	3	Function 7	I	_	מט\/מט	20	VCC DC
AD23	PG7	UART3_RX	4	Function7	I	Z	PU/PD	20	VCC-PG
		CSI0_D11	5		1				
		Reserved	6		NA	]			
		IO Disable	7		OFF	]			
		Input	0		I				
		Output	1		0	1			
		TS1_D4	2	1	I	1			
		CSI1_D4	3	1	I	1			
AC23	PG8	UART3_RTS	4	Function7	0	Z	PU/PD	20	VCC-PG
		CSIO_D12	5		1	1			
		Reserved	6	1	NA				
		IO Disable	7		OFF	1			
AC24	PG9	Input	0	Function7	1	Z	PU/PD	20	VCC-PG
	- <del>-</del>	1	<u> </u>	1	L	L	- , · -	1 -	· <del>-</del>



MAPU-TY   4   4   1   1   1   1   1   1   1   1	Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
10   10   10   10   10   10   10   1			Output	1		0				
1							1			
MAIN							1			
March   Marc				+			1			
100   100				-			-			
100 100 100 100 100 100 100 100 100 100							1			
10022							-			
M22 PG30			1				1			
MEZION   153,00   2   1   1   1   1   1   1   1   1   1				1			-			
1023 PO10 CS1_56 S S CS1_56 S S CS1_56 CS1_5				+			-			
M223   PCID   Left-1, rx   4   Co.							-			
CND   2014	AB23	PG10			Function7		- z	PU/PD	20	VCC-PG
Main				-			-			
10   10   10   10   10   10   10   10							-			
							_			
Display			<b> </b>							
MEAT				+			_			
1024				+						
Mark					-		1			
CSO_D1G   S   Reserved   S   S   Reserved   S   S   Reserved   S   Reserved   S   S	AB24	PG11			Function7		Z	PU/PD	20	VCC-PG
Part					-					
				-			_			
### PM2						-				
PHO		V66 B6	+	+						
PHO		VCC-PG	VCC-PG	NA	NA	P	NA	NA	NA	NA
District   Column	GPIOH		1.	1 -	<u> </u>	T .	1	I		
Decomposition   Part   Decomposition   Part   Decomposition			-	+			_			
PHO							_			
PRO						-	_			
Reserved	D23	РН0		+	Function3		Z	PU/PD	20	VCC-IO
EINTO							_			
CSI_DO   7							_			
PH1							_			
PH1			<b> </b>							
PH1				•			_			
PH1						-				
PH1							_			
DATE   CASE	E23	PH1			Function3	OFF	   Z	PU/PD	20	VCC-IO
FINT1								·		
CS1_D1   7						NA				
D24   PH2   Input   0   0   0   0   0   0   0   0   0			EINT1			1				
Duty			1			1				
D24  PH2    CD1_D2   2			Input							
D24			Output			0	_			
D24 PH2			LCD1_D2			-				
UART3_RTS   4   Reserved   5     NA	D24	PH2	IO Disable		Function3			PU/PD	20	VCC-IO
EINT2   6	•	<del>-</del>	UART3_RTS			-	_	,		
CSI1_D2   7			Reserved	5		NA				
Input			EINT2	-		I				
PH3    PH3			CSI1_D2	7		I				
E22 PH3			Input	0		1				
PH3    D Disable   3			Output	1		0	]			
E22 PH3  UART3_CTS			LCD1_D3	2		0	]			
UART3_CTS	E22	בעת	IO Disable	3	Eunction?	OFF		מט/מט	20	VCC IO
EINT3 6 I I I I I I I I I I I I I I I I I I	EZZ	rп3	UART3_CTS	4	เานแนนปกร	I		רט/פט	20	VCC-10
CSI1_D3   7   I   I   I   I   I   I   I   I   I			Reserved	5		NA				
PH4			EINT3	6		I				
PH4			CSI1_D3	7		1	1			
Output 1 LCD1_D4 2 IO Disable 3 UART4_TX 4  OOO OFF O OFF O			<u> </u>	0		I				
C23 PH4						0	1			
C23 PH4	•					0		D /		
UART4_TX 4 O	C23	23 PH4			Function3 OFF		-  Z	PU/PD	20	VCC-IO
			-							
Reserved   5   NA   NA		Reserved	5	—	NA	1				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		EINT4	6		I				
		CSI1_D4	7		1				
		Input	0		1				
		Output	1		0				
		LCD1_D5	2		0				
C24	PH5	IO Disable	3	Function3	OFF	Z	PU/PD	20	VCC-IO
02 1		UART4_RX	4	- Tunetions	1	_	. 67. 5		76616
		Reserved	5		NA	-			
		EINT5	6		1				
		CSI1_D5	7						
		Input	0		0	-			
		Output LCD1_D6	2		0	-			
		IO Disable	3		OFF				
B24	PH6	UART5_TX	4	Function3	0	- Z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		EINT6	6		1	_			
		CSI1_D6	7		I	-			
		Input	0		I				
		Output	1		0				
		LCD1_D7	2		0				
B22	PH7	IO Disable	3	Function3	OFF	Z	PU/PD	20	VCC-IO
522	1117	UART5_RX	4	Tunctions	1		1 0/1 2	20	VCC 10
		Reserved	5		NA				
		EINT7	6		1	-			
		CSI1_D7	7		1				
		Input	0	<b>⊣</b>	1				
		Output	1		0	_			
		LCD1_D8 ERXD3	3		0	-			
B23	PH8	KP_IN0	4	Function0	1	Z	PU/PD	20	VCC-IO
		Reserved	5		NA NA	_			
		EINT8	6		1	_			
		CSI1_D8	7		1				
		Input	0		I				
		Output	1		0				
		LCD1_D9	2		0	-			
A23	PH9	ERXD2	3	Function0	1		PU/PD	20	VCC-IO
AZS	FIIS	KP_IN1	4	Functions	I		FO/FD	20	VCC-10
		Reserved	5		NA	_			
		EINT9	6		1				
		CSI1_D9	7		1				
		Input	0		1				
		Output	1		0	_			
		LCD1_D10 ERXD1	3		1	-			
A22	PH10	KP_IN2	4	Function0	1	- Z	PU/PD	20	VCC-IO
		Reserved	5		NA	-			
		EINT10	6		I	-			
		CSI1_D10	7		I	1			
		Input	0		1				
		Output	1		0				
		LCD1_D11	2		0				
C21	PH11	ERXD0	3	Function0	I	Z	PU/PD	20	VCC-IO
		KP_IN3	4		1	Z	. 57. 5		
		Reserved	5		NA				
		EINT11	6		1	-			
		CSI1_D11	7		1				
		Input	0		1	4			
רכי	DU12	Output	1	Eunstie 2	0	_	DIT/DD	20	VCC IO
D22	PH12	IO Disable	3	Function3	O OFF	Z	PU/PD 20	20	VCC-IO
			4	-	I/O	-			
		PS2_SCK1	4		1/0				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	5		NA				
		EINT12	6		1				
		CSI1_D12	7		1				
		Input	0		I				
		Output	1		0				
		LCD1_D13	2		0				
C22	PH13	IO Disable	3	Function3	OFF	Z	PU/PD	20	VCC-IO
C22	FILIS	PS2_SDA1	4	runctions	1/0		FO/FD	20	10010
		SMC_RST	5		0				
		EINT13	6	_	1				
		CSI1_D13	7		1				
		Input	0		I				
		Output	1	-	0	-			
		LCD1_D14	2	-	0				
B21	PH14	ETXD3	3	Function0	0	- Z	PU/PD	20	VCC-IO
		KP_IN4	4	-	1	-			
		SMC_VPPEN	5	-	0	_			
		EINT14	6	-	1	-			
		CSI1_D14	7		I				
		Input	0	-		_			
		Output	1	-	0	_			
		LCD1_D15	2	-	0	-			
A21	PH15	ETXD2	3	Function0	0	Z	PU/PD	20	VCC-IO
		KP_IN5	4	-	0	-			
		SMC_VPPPP EINT15	6	-	0	-			
		CSI1_D15	7	-		-			
		Input	0						
		Output	1	_	0				
		LCD1_D16	2	-	0	_			
		ETXD1	3	-	0	-			
D21	PH16	KP_IN6	4	Function5	1	Z	PU/PD	20	VCC-IO
		SMC_DET	5	_	1	-			
		EINT16	6		1	<del>-</del> 			
		CSI1_D16	7	-	I	-			
		Input	0		1				
		Output	1		0				
		LCD1_D17	2		0	-			
D10	PH17	ETXD0	3	Function 0	0	7	PU/PD	20	VCC-IO
D18	PHI/	KP_IN7	4	Function0	1	Z	PO/PD	20	
		SMC_VCCEN	5		0				
		EINT17	6		1				
		CSI1_D17	7		1				
		Input	0	_	I	1			
		Output	1	-	0	-			
		LCD1_D18	2	-	0	4			
C18	PH18	ERXCK	3	Function0	1	- z	PU/PD	20	VCC-IO
		KP_OUTO	4	-	0	4			
		SMC_SLK	5	-	0	-			
		EINT18	6	-	1	-			
		CSI1_D18	7						
		Output	1	-	0	1			
		LCD1_D19	2	1	0	-			
		ERXERR	3	1	1	-			
E19	PH19	KP_OUT1	4	Function0	0	z	PU/PD	20	VCC-IO
		SMC_SDA	5	1	1/0				
		EINT19	6	1	1	1			
		CSI1_D19	7	1	1	1			
		Input	0		I				
-16		Output	1	1	0	1_	D		
F18	PH20	LCD1_D20	2	Function5	0	- Z	PU/PD	20	VCC-IO
		ERXDV	3	1	I	1			
	1	I	l .	1	Ì	I	I		



RP_OUTS   4	Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			Reserved	4						
100   101   101   100   10						OFF	-			
1909						I	-			
M3			CSI1_D20			I				
Part			Input	0		I	-			
March   Marc			Output	1		0	-			
Marcheric   4			LCD1_D21	2		0				
New Proof	D19	PH21	EMDC	3	Function5	0	7	PU/PD	20	VCC-IO
MITCAL   C   C   C   C   C   C   C   C   C			Reserved	4	- Tunctions	I	_	. 57. 5	20	100.10
CS1 DC1   7   10   10   10   10   10   10   10			IO Disable	5		OFF				
Principal   Prin			EINT21	6		1				
Cut			CSI1_D21	7		1				
COL_U22			Input	0		1				
MISCA   Marco			Output	1		0				
CLT   Prince   Prin			LCD1_D22	2		0				
Marchanes   Marc	C47	DU22	EMDIO	3	Formation C	1/0	]	011/00	20	V66 10
10   10   10   10   10   10   10   10	G1/	PH22	KP_OUT2	4	Function6	0	- Z	PU/PD	20	VCC-IO
CSL 022   7			SDC1_CMD	5		1/0	1			
Poun			IO Disable	6		OFF				
Mapor   Dottous   1   Dottou			CSI1_D22	7		ı	1			
C19			+	0		I				
C19   PH22   C19   C19   C21   C21				1		0	-			
CECH   PH23   TECH   3   Punction 6   O   O   O   O   O   O   O   O   O							-			
C19				+			-			
SOL CIC   S	C19	PH23			Function6		Z	PU/PD	20	VCC-IO
10 Disoble   6				+			-			
Imput							-			
Harman						1	-			
B18				+		1				
No.					0					
FTXCK   3   Function6   C   C   C   C   C   C   C   C   C							-			
PH24   RP_OUT4						1	-			
SDC1_DO   S   OBSable   6   OFF   OFF	B18	PH24		1	Function6	0	Z	PU/PD	20	VCC-IO
							-			
CST_PCLK							_			
File						1	-			
Dufput			+			1				
Function 6   Function 7   Function 7   Function 6   Function 7   Function 6   Function 7   Fun				1		0	-			
ECRS 3 Function6    Function6				1			-			
First   First   First   Function   Functio							-			
SOCI_DI   S   OFF   OFF     IO Disable   6   OFF     IO Disable   6   OFF     IO Disable   6   OFF     IO DISABLE   FUNCTION     IO DISABLE   FUNC	E18	PH25			Function6	0	z	PU/PD	20	VCC-IO
D Disable   6   CSI1_FIELD   7   7   7   7   7   7   7   7   7							-			
CS1_FIELD   7					-		-			
Imput   0   0   0   0   0   0   0   0   0					-		-			
A18   PH26						1/-0				
A18  H26    CO1				+	1	0	-			
A18					-		-			
A18					-		-			
SDC1_D2   5	A18	PH26			Function6		z	PU/PD	20	VCC-IO
IO Disable   6				1	-		-			
CS1_HSYNC   7					-		-			
PH27					-	OFF	-			
PH27										
B19				+	-	1	-			
B19 PH27					-		-			
PH27					-		-			
KP_OUT7   4   O   I/O   O   O   O   O   O   O   O   O   O	B19	PH27		+	Function6		- z	PU/PD	20	VCC-IO
IO Disable   6							-			
CSI1_VSYNC   7				-						
GPIO I           AA22         PIO         Input         0         Function7         Z         PU/PD         20         VCC-IO						OFF				
AA22 PI0 Input 0 Function7 I Z PU/PD 20 VCC-IO			CSI1_VSYNC	7		1				
AA22   PIO   Function7   Z   PU/PD   20   VCC-IO	GPIO I	T		T	T	T	T	T	T	Г
Output 1 O	AA22	PIO	Input	+	Function7	1	Z	PU/PD	20	VCC-IO
			Output	1		0	_	,		



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Reserved	2		NA				
		TWI3_SCK	3		1/0				
		Reserved	4		NA				
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		Reserved	2		NA				
		TWI3_SDA	3		1/0	Ī_			
AA23	PI1	Reserved	4	Function7	NA	- Z	PU/PD	20	VCC-IO
		Reserved	5		NA				
		Reserved	6		NA	-			
		IO Disable	7		OFF	-			
		Input	0		I				
		Output	1		0	-			
		Reserved	2		NA	1			
		TWI4_SCK	3		1/0				
AA24	PI2	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5	1	NA	1			
		Reserved	6		NA	1			
		IO Disable	7		OFF	_			
		Input	0		1				
		Output	1		0	_			
		PWM1	2		1/0	_			
		TWI4_SDA	3		1/0	_			
Y22	PI3	Reserved	4	Function7	NA NA	z	PU/PD	20	VCC-IO
		Reserved	5		NA	_			
		Reserved	6		NA	_			
		IO Disable	7		OFF				
			0		ı				
		Input			0				
		Output	1			_			
		SDC3_CMD	2		1/0	_			
Y23	PI4	Reserved	3	Function7	NA	z	PU/PD	20	VCC-IO
		Reserved	4		NA	_			
		Reserved	5		NA	_			
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		I				
		Output	1		0	_			
		SDC3_CLK	2		0				
W22	PI5	Reserved	3	Function7	NA	- z	PU/PD	20	VCC-IO
		Reserved	4	-	NA	4			
		Reserved	5	-	NA	-			
		Reserved	6		NA	-			
		IO Disable	7		OFF				
		Input	0			-			
		Output	1		0	-			
		SDC3_D0	2		1/0	4			
W23	PI6	Reserved	3	Function7	NA	- Z	PU/PD	20	VCC-IO
		Reserved	4		NA	1			
		Reserved	5		NA	1			
		Reserved	6		NA	1			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0				
		SDC3_D1	2		1/0	_			
W24	PI7	Reserved	3	Function7	NA		PU/PD	20	VCC-IO
VV <del>∠ '1</del>	""/	Reserved	4	i unction/	NA	Z	רט/רט	20	VCC-10
		Reserved	5		NA				
	-	Reserved	6		NA				
		IO Disable	7		OFF				
W20	PI8	Input	0	Function7	ı	Z	PU/PD	20	VCC-IO
	I	1 '	1	1	<u>1</u>	Ĺ	<u>'</u>	I	



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Output	1		0				
		SDC3_D2	2		1/0				
		Reserved	3		NA				
		Reserved	4		NA				
		Reserved	5		NA				
		Reserved	6		NA				
		IO Disable	7		OFF				
		Input	0		ı				
		Output	1		0				
		SDC3_D3	2		1/0				
\/22	DIO	Reserved	3	Function 7	NA	7	חוו /חח	20	VCC 10
V22	PI9	Reserved	4	- Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5	_	NA				
		Reserved	6	_	NA				
		IO Disable	7	-	OFF	1			
		Input	0		ı				
		Output	1		0				
		SPIO_CSO	2		1/0				
		UART5_TX	3		0				
V23	PI10	Reserved	4	- Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5		NA				
		EINT22	6	<u>-</u>	I				
		IO Disable	7	<u>-</u>	OFF	-			
		Input	0		I				
		Output	1	_	0	-			
		SPIO_CLK	2	_	1/0	-			
		UART5_RX	3	_	ı	z			
V24	PI11	Reserved	4	- Function7	NA		PU/PD	20	VCC-IO
		Reserved	5	_	NA				
		EINT23	6	_	1	1			
		IO Disable	7		OFF	-			
		Input	0		1				
		Output	1		0	1			
		SPI0_MOSI	2		1/0	-			
		UART6_TX	3		0	-			
U18	PI12	CLK_OUT_A	4	Function7	0	Z	PU/PD	20	VCC-IO
		Reserved	5	_	NA	-			
		EINT24	6	_	1	-			
		IO Disable	7	_	OFF	-			
		Input	0		1				
		Output	1	_	0	-			
		SPIO_MISO	2	_	1/0	-			
		UART6_RX	3		1	_			
V21	PI13	CLK_OUT_B	4	Function7	0	z	PU/PD	20	VCC-IO
		Reserved	5	-	NA	1			
		EINT25	6	-	1	1			
		IO Disable	7	-	OFF	1			
		Input	0		1				
		Output	1	-	0	1			
		SPIO_CS1	2	-	1/0	1			
		PS2_SCK1	3	-	1/0	-			
U23	PI14	TCLKINO	4	Function7	1/0	Z	PU/PD	20	VCC-IO
		Reserved	5	-	NA NA	1			
		EINT26	6	-	1	-			
		IO Disable	7	-	OFF	-			
			0		UFF I				
		Input		-	0	-			
		Output	1	-	0	-			
		SPI1_CS1	2	-	1/0	-			
U22	PI15	PS2_SDA1	3	Function7	1/0	Z	PU/PD	20	VCC-IO
		TCLKIN1	4	-	1	-			
1		Reserved	5	NA I	NA				
		EINT27	6	-	I OFF				



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
		Input	0		1	-			
		Output	1	-	0				
		SPI1_CS0	2	-	1/0				
T19	PI16	UART2_RTS	3	Function7	0	- z	PU/PD	20	VCC-IO
		Reserved	4	-	NA				
		Reserved	5	-	NA	_			
		EINT28	6	<u> </u>	I	_			
		IO Disable	7		OFF				
		Input	0	-	1	-			
		Output	1	-	0	-			
		SPI1_CLK	2		1/0	_			
T23	PI17	UART2_CTS	3	Function7	1	- z	PU/PD	20	VCC-IO
		Reserved	4	-	NA	_			
		Reserved	5	-	NA	_			
		EINT29	6	-	1	_			
		IO Disable	7		OFF				
		Input	0		1				
		Output	1		0	-			
		SPI1_MOSI	2		1/0				
T24	PI18	UART2_TX	3	Function7	0	- z	PU/PD	20	VCC-IO
		Reserved	4		NA	_			
		Reserved	5		NA .				
		EINT30	6		1				
		IO Disable	7		OFF				
		Input	0	-	1	_			
		Output	1	-	0	_			
		SPI1_MISO	2	-	1/0	_			VCC-IO
T22	PI19	UART2_RX	3	Function7	1	- z	PU/PD	20	
		Reserved	4	-	NA	_			
		Reserved	5	-	NA	_			
	EINT31	7	-	OFF	_				
		IO Disable	0		I				
		Input	1	-	0	+			
		Output PS2_SCK0	2		1/0	_			
		UART7_TX	3	_	0	_			
T21	PI20	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5	_	NA	-			
		PWM2	6	-	1/0	-			
		IO Disable	7	-	OFF	_			
		Input	0		I				
		Output	1	-	0	-			
		PS2_SDA0	2	-	1/0	-			
		UART7_RX	3	1	I	1			
R23	PI21	Reserved	4	Function7	NA	Z	PU/PD	20	VCC-IO
		Reserved	5	1	NA	1			
		PWM3	6	1	1/0	1			
		IO Disable	7	1	OFF	1			
System		1	1		1	•	1		1
C20	NMI	NMI	NA	NA	1	Z	PU/PD	NA	VCC-RTC
R24	RESET	RESET	NA	NA	I	Z	PU/PD	NA	VCC-IO
U12	TEST	TEST	NA	NA	1	PD	PU/PD	NA	VCC-PF
L7	FEL	FEL	NA	NA	I	PU	PU/PD	NA	VCC-PD
K7	JTAG-SEL	JTAG-SEL	NA	NA	1	PU	PU/PD	NA	VCC-PD
ADC	T		T	T	1	1	T	T	
AD3	KEYADC0	KEYADC0	NA	NA	Al	NA	NA	NA	AVCC
AA4	KEYADC1	KEYADC1	NA	NA	Al	NA	NA	NA	AVCC
TV-OUT		1	T	T	1	1	l	Γ	
V1	TVOUT0	TVOUT0	NA	NA	AO	NA	NA	NA	VCC-TVOUT
V2	TVOUT1	TVOUT1	NA	NA	AO	NA	NA	NA	VCC-TVOUT
V3	TVOUT2	TVOUT2	NA	NA	AO	NA	NA	NA	VCC-TVOUT
V4	TVOUT3	TVOUT3	NA	NA	AO	NA	NA	NA	VCC-TVOUT
P8	VCC-TVOUT	VCC-TVOUT	NA	NA	Р	NA	NA	NA	NA



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
N9 TV-IN	GND-TVOUT	GND-TVOUT	NA	NA	G	NA	NA	NA	NA
W2	TVIN0	TVIN0	NA	NA	Al	NA	NA	NA	VCC-TVIN
Y1	TVIN1	TVIN1	NA	NA	Al	NA	NA	NA	VCC-TVIN
Y2	TVIN2	TVIN2	NA	NA	Al	NA	NA	NA	VCC-TVIN
W3	TVIN3	TVIN3	NA	NA	Al	NA	NA	NA	VCC-TVIN
P7	VCC-TVIN	VCC-TVIN	NA	NA	P	NA	NA	NA	NA
T10	VRP-TVIN	VRP-TVIN	NA	NA	Al	NA	NA	NA	VCC-TVIN
U10	VRN-TVIN	VRN-TVIN	NA	NA	Al	NA	NA	NA	VCC-TVIN
P9	GND-TVIN	GND-TVIN	NA	NA	G	NA	NA	NA	NA NA
	GIND-1 VIIV	GIND-1 VIIV	IVA	IVA	d	IVA	INA	IVA	IVA
SATA	CATA TVD	CATA TVD		l NA	10				\/DD25_CATA
AA9	SATA-TXP	SATA-TXP	NA	NA NA	AO	NA	NA	NA	VDD25-SATA
AB9	SATA-TXM	SATA-TXM	NA	NA	AO	NA	NA	NA	VDD25-SATA
AA8	SATA-RXP	SATA-RXP	NA	NA	Al	NA	NA	NA	VDD25-SATA
AB8	SATA-RXM	SATA-RXM	NA	NA	Al	NA	NA	NA	VDD25-SATA
W10	REXT-SATA	REXT-SATA	NA	NA	AO	NA	NA	NA	VDD25-SATA
AB7	SATA-CLKP	SATA-CLKP	NA	NA	Al	NA	NA	NA	VDD25-SATA
AA7	SATA-CLKM	SATA-CLKM	NA	NA	Al	NA	NA	NA	VDD25-SATA
Т9	VDD-SATA	VDD-SATA	NA	NA	Р	NA	NA	NA	NA
U9	VDD25-SATA	VDD25-SATA	NA	NA	Р	NA	NA	NA	NA
HDMI									
V10	HCEC	HCEC	NA	NA	1/0	NA	NA	NA	VCC-HDMI
U11	ННРD	HHPD	NA	NA	1/0	NA	NA	NA	VCC-HDMI
V9	HSCL	HSCL	NA	NA	0	NA	NA	NA	VCC-HDMI
W9	HSDA	HSDA	NA	NA	1/0	NA	NA	NA	VCC-HDMI
AD5	НТХОР	НТХОР	NA	NA	AO	NA	NA	NA	VCC-HDMI
AC5	HTX0N	HTX0N	NA	NA	AO	NA	NA	NA	VCC-HDMI
AD6	HTXIP	HTXIP	NA	NA	AO	NA	NA	NA	VCC-HDMI
									VCC-HDMI
AC6	HTX1N	HTX1N	NA	NA	AO	NA	NA	NA	
AD7	HTX2P	HTX2P	NA	NA	AO	NA	NA	NA	VCC-HDMI
AC7	HTX2N	HTX2N	NA	NA	AO	NA	NA	NA	VCC-HDMI
AD4	НТХСР	HTXCP	NA	NA	AO	NA	NA	NA	VCC-HDMI
AC4	HTXCN	HTXCN	NA	NA	AO	NA	NA	NA	VCC-HDMI
U8	VCC-HDMI	VCC-HDMI	NA	NA	Р	NA	NA	NA	NA
MIPI DSI	T	T	T	T	T	T	T		T
L2	MDSI-CKN	MDSI-CKN	NA	NA	AO	NA	NA	NA	VCC-DSI
L1	MDSI-CKP	MDSI-CKP	NA	NA	AO	NA	NA	NA	VCC-DSI
J2	MDSI-D0N	MDSI-D0N	NA	NA	A I/O	NA	NA	NA	VCC-DSI
J1	MDSI-D0P	MDSI-D0P	NA	NA	A I/O	NA	NA	NA	VCC-DSI
K2	MDSI-D1N	MDSI-D1N	NA	NA	AO	NA	NA	NA	VCC-DSI
K1	MDSI-D1P	MDSI-D1P	NA	NA	AO	NA	NA	NA	VCC-DSI
J4	MDSI-D2N	MDSI-D2N	NA	NA	AO	NA	NA	NA	VCC-DSI
J3	MDSI-D2P	MDSI-D2P	NA	NA	AO	NA	NA	NA	VCC-DSI
K4	MDSI-D3N	MDSI-D3N	NA	NA	AO	NA	NA	NA	VCC-DSI
К3	MDSI-D3P	MDSI-D3P	NA	NA	AO	NA	NA	NA	VCC-DSI
L8	VCC-DSI	VCC-DSI	NA	NA	Р	NA	NA	NA	NA
ТР	1	<u>i</u>	<u>i</u>	1	1	1	1		<u>i</u>
AA6	TPX1	TPX1	NA	NA	Al	NA	NA	NA	AVCC
AB6	TPX2	TPX2	NA	NA	Al	NA	NA	NA	AVCC
AB5	TPY1	TPY1	NA	NA	Al	NA	NA	NA	AVCC
AB4	TPY2	TPY2	NA	NA	Al	NA	NA	NA	AVCC
USB	1112	IF IZ	INA	INA	\[ \sigma_{\text{i}} \]	INA	I NA	INA	AVCC
	LICEO DA	LICDO DA	NA	NA.	A 1/C	NA	NA	NΙΔ	VCC UCD
AC8	USB0-DM	USB0-DM	NA	NA NA	A I/O	NA	NA	NA	VCC-USB
A 1 1 1 2	11000 00		NA	NA	A I/O	NA	NA	NA	VCC-USB
AD8	USB0-DP	USB0-DP			A I/O	NA	NA	NA	VCC-USB
AC9	USB1-DM	USB1-DM	NA	NA					_
AC9 AD9	USB1-DM USB1-DP	USB1-DM USB1-DP	NA	NA	A I/O	NA	NA	NA	VCC-USB
AC9	USB1-DM	USB1-DM		NA NA	A I/O A I/O	NA NA		NA NA	VCC-USB
AC9 AD9	USB1-DM USB1-DP	USB1-DM USB1-DP	NA	NA	A I/O	NA	NA	NA	
AC9 AD9 AA10	USB1-DM USB1-DP USB2-DM	USB1-DM USB1-DP USB2-DM	NA NA	NA NA	A I/O A I/O	NA NA	NA NA	NA NA	VCC-USB
AC9 AD9 AA10 AB10	USB1-DM USB1-DP USB2-DM USB2-DP	USB1-DM USB1-DP USB2-DM USB2-DP	NA NA NA	NA NA NA	A I/O A I/O A I/O	NA NA NA	NA NA NA	NA NA NA	VCC-USB VCC-USB
AC9 AD9 AA10 AB10 T11	USB1-DM USB1-DP USB2-DM USB2-DP	USB1-DM USB1-DP USB2-DM USB2-DP	NA NA NA	NA NA NA	A I/O A I/O A I/O	NA NA NA	NA NA NA	NA NA NA	VCC-USB VCC-USB
AC9 AD9 AA10 AB10 T11 Audio Codec	USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB	USB1-DM USB1-DP USB2-DM USB2-DP VCC-USB	NA NA NA	NA NA NA	A I/O A I/O A I/O P	NA NA NA	NA NA NA	NA NA NA	VCC-USB VCC-USB NA



Ball# <sup>(1)</sup>	Pin Name <sup>(2)</sup>	Signal Name <sup>(3)</sup>	Function <sup>(4)</sup>	Ball Reset Rel. Function <sup>(5)</sup>	Type <sup>(6)</sup>	Ball Reset State <sup>(7)</sup>	Pull Up/Down <sup>(8)</sup>	Buffer Strength <sup>(9)</sup> (mA)	Power Supply <sup>(10)</sup>
AC1	FMINL	FMINL	NA	NA	Al	NA	NA	NA	AVCC
AC3	VMIC	VMIC	NA	NA	AO	NA	NA	NA	AVCC
AB3	MICIN1	MICIN1	NA	NA	Al	NA	NA	NA	AVCC
AD2	MICIN2	MICIN2	NA	NA	Al	NA	NA	NA	AVCC
R8	VRA1	VRA1	NA	NA	AO	NA	NA	NA	AVCC
T7	VRA2	VRA2	NA	NA	AO	NA	NA	NA	AVCC
Т8	VRP	VRP	NA	NA	AO	NA	NA	NA	AVCC
R7	AVCC	AVCC	NA	NA	Р	NA	NA	NA	NA
AB2	LINEINR	LINEINR	NA	NA	Al	NA	NA	NA	AVCC
AA3	LINEINL	LINEINL	NA	NA	Al	NA	NA	NA	AVCC
V7	AGND	AGND	NA	NA	G	NA	NA	NA	NA
AA1	HPOUTR	HPOUTR	NA	NA	AO	NA	NA	NA	VCC-HP
AA2	HPOUTL	HPOUTL	NA	NA	AO	NA	NA	NA	VCC-HP
V8	GND-HP	GND-HP	NA	NA	G	NA	NA	NA	NA
Y3	НРСОМ	НРСОМ	NA	NA	AO	NA	NA	NA	AVCC
W4	НРСОМЕВ	НРСОМЕВ	NA	NA	Al	NA	NA	NA	AVCC
W8	НРВР	НРВР	NA	NA	AO	NA	NA	NA	VCC-HP
R9	VCC-HP	VCC-HP	NA	NA	Р	NA	NA	NA	NA
Clock									
A20	X32KIN	X32KIN	NA	NA	Al	NA	NA	NA	VCC-RTC
B20	X32KOUT	X32KOUT	NA	NA	AO	NA	NA	NA	VCC-RTC
H17	VCC-RTC	VCC-RTC	NA	NA	Р	NA	NA	NA	NA
H16	RTC-VIO	RTC-VIO	NA	NA	AO	NA	NA	NA	VCC-RTC
AD11	X24MIN	X24MIN	NA	NA	Al	NA	NA	NA	VCC-PLL
AC11	X24MOUT	X24MOUT	NA	NA	AO	NA	NA	NA	VCC-PLL
T13	VCC-PLL	VCC-PLL	NA	NA	Р	NA	NA	NA	NA
Efuse									
M8	VDD-EFUSE	VDD-EFUSE	NA	NA	Р	NA	NA	NA	NA
M7	VDD-EFUSEBP	VDD-EFUSEBP	NA	NA	0	NA	NA	NA	NA
Power		7.7							
N17	VDD-CPUFB	VDD-CPUFB	NA	NA	0	NA	NA	NA	NA
J15,J16,J17,K16, K17,L16	VCC-IO	VCC-IO	NA	NA	Р	NA	NA	NA	NA
N14,N15,N16,P15 ,P16,P17,R15,R16		VDD-CPU	NA	NA	Р	NA	NA	NA	NA
M11,M12,N11,	VDD-SYS	VDD-SYS	NA	NA	Р	NA	NA	NA	NA
N12,P12,R13 Ground									
A1,A24,AB14,AD1 ,AD24,B12,B8, C10,C15,C17,C4, E10,E13,E16,F10, F11,F12,F14,F17, F5,F7,F8,F9,G10, G13,G7,G8,G9, H11,H14,H15,H2, H4,H6,H8,H9,J10, J11,J12,J13,J14,J7 ,J9,K10,K11,K12, K13,K14,K15,K8, K9,L10,L11,L12, L13,L14,L15,L9, M10,M13,M14, M15,M16,M17, M9,N10,N13,P10, P11,P13,P14,P18, R10,R11,R12,R14, R17,T16,U13,U14 ,U16	GND	GND	NA	NA	G	NA	NA	NA	NA

<sup>(1).</sup>SAO and SCAS,SA4 and SA11,SA7 and SBAO,SA15 and SCS1 are 4-pair multiplex pins.

<sup>(2).</sup>NA: No Application.(3).OFF: Disable IO function of GPIO.



# 4.2. Signal Descriptions

R40 contains many peripheral interfaces. Many of the interfaces can multiplex up to eight functions. Pin-multiplexing configuration can refer to Table 4-1. Table 4-2 shows the detailed function description of every signal based on the different interface.

- (1). Signal Name: The name of every signal.
- (2). **Description**: The detailed function description of every signal.
- (3). Type: Denotes the signal direction.

I (Input),
O (Output),
I/O(Input / Output),
OD(Open-Drain),
A (Analog),
AI(Analog Input),
AO(Analog Output),
A I/O(Analog Input/Output),
P (Power),
G (Ground)

**Table 4-2. Signal Descriptions** 

Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
DRAM		
SDQ[31:0]	DRAM Bidirectional Data Line to the Memory Device	1/0
SDQS[3:0]P	DRAM Active-High Bidirectional Data Strobes to the Memory Device	1/0
SDQS[3:0]N	DRAM Active-Low Bidirectional Data Strobes to the Memory Device	1/0
SDQM[3:0]	DRAM Data Mask Signal to the Memory Device	0
SCKP	DRAM Active-High Clock Signal to the Memory Device	0
SCKN	DRAM Active-Low Clock Signal to the Memory Device	0
SCKE[1:0]	DRAM Clock Enable Signal to the Memory Device	0
SA[15:0]	DRAM Address Signal to the Memory Device	0
SBA[2:0]	DRAM Bank Address Signal to the Memory Device	0
SWE	DRAM Write Enable Strobe to the Memory Device	0
SCAS	DRAM Column Address Strobe to the Memory Device	0
SRAS	DRAM Row Address Strobe to the Memory Device	0
SCS0	DRAM Chip Select Signal to the Memory Device	0
SODT[1:0]	DRAM On-Die Termination Output Signal	0
SZQ	DRAM ZQ Calibration(the signal connects to an external reference resistor which is used to calibrate DRAM input/output buffer)	Al
SRST	DRAM Reset Signal to the Memory Device	0
SVREF	DRAM Reference Power	Р
VCC-DRAM	DRAM Power Supply	Р
System Control		
FEL	Boot Mode Select	I



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
JTAG-SEL	JTAG Mode Select	ı
TEST	Test Signal	I
NMI	Non-Maskable Interrupt	I
RESET	Reset Signal	1
Interrupt		
EINT[31:0]	External Interrupt Input	I
JTAG		-
JTAG_DO[1:0]	JTAG Data Output	0
JTAG_DI[1:0]	JTAG Data Input	1
JTAG_MS[1:0]	JTAG Mode Select Input	1
JTAG_CK[1:0]	JTAG Clock Input	1
PWM		
PWM[7:0]	Pulse Width Modulation Channel	1/0
СГОСК	<u> </u>	1
X32KIN	Clock Input of 32768Hz Crystal	Al
X32KOUT	Clock Output of 32768Hz Crystal	AO
VCC-RTC	RTC Power Supply	Р
RTC-VIO	Internal LDO Output Bypass	AO
X24MIN	Clock Input of 24MHz Crystal	Al
X24MOUT	Clock Output of 24MHz Crystal	AO
VCC-PLL	PLL Power	Р
NAND FLASH		·
NDQ[7:0]	Nand Flash Data Bit	1/0
NCE[7:0]	Nand Flash Chip Select	0
NWE	Nand Flash Write Enable	0
NALE	Nand Flash Address Latch Enable	0
NCLE	Nand Flash Command Latch Enable	0
NRE	Nand Flash Read Enable	0
NRB[1:0]	Nand Flash Ready/Busy Status Indicator Signal	I
NWP	Nand Flash Write Protection	0
NDQS	Nand Flash Data Strobe	1/0
LCD(x=[1:0])		
LCDx_D[23:0]	LCD Data Bit	0
LCDx_CLK	LCD Clock Signal	0
LCDx_DE	LCD Data Enable	0
LCDx_HSYNC	LCD Horizontal Sync	0
LCDx_VSYNC	LCD Vertical Sync	0
LVDSx(x=1:0)		1
LVDSx_VP[3:0]	LVDSx Data Positive Signal Output	0
LVDSx_VN[3:0]	LVDSx Data Negative Signal Output	0
LVDSx_VPC	LVDSx Clock Positive Output	0
LVDSx_VNC	LVDSx Clock Negative Output	0
HDMI		



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
НТХОР	HDMI Data0 Positive	AO
HTX0N	HDMI Data0 Negative	AO
HTX1P	HDMI Data1 Positive	AO
HTX1N	HDMI Data1 Negative	AO
HTX2P	HDMI Data2 Positive	AO
HTX2N	HDMI Data2 Negative	AO
HTXCP	HDMI Clock Positive	AO
HTXCN	HDMI Clock Negative	AO
VCC-HDMI	HDMI Power Supply	Р
HSCL	HDMI Serial Clock	0
HSDA	HDMI Serial Data	1/0
ННРО	HDMI Hot Plug Detect	1/0
HCEC	HDMI Consumer Electronics Control	1/0
MIPI DSI		
MDSI-CKN	MIPI DSI Differential Clock Negative	AO
MDSI-CKP	MIPI DSI Differential Clock Positive	AO
MDSI-D0N	MIPI DSI Differential Data0 Negative	A I/O
MDSI-D0P	MIPI DSI Differential Data0 Positive	A I/O
MDSI-D1N	MIPI DSI Differential Data1 Negative	AO
MDSI-D1P	MIPI DSI Differential Data1 Positive	AO
MDSI-D2N	MIPI DSI Differential Data2 Negative	AO
MDSI-D2P	MIPI DSI Differential Data2 Positive	AO
MDSI-D3N	MIPI DSI Differential Data3 Negative	AO
MDSI-D3P	MIPI DSI Differential Data3 Positive	AO
VCC-DSI	MIPI DSI Power Supply	Р
TV-OUT		
TVOUT[3:0]	TV-out Output	AO
VCC-TVOUT	TV-out Power Supply	Р
GND-TVOUT	TV-out Ground	G
CSI(x=[1:0])		
CSI0_D[15:0]	CSIO Data Bit	1
CSI1_D[23:0]	CSI1 Data Bit	1
CSIx_PCLK	CSI Pixel Clock	1
CSIx_MCLK	CSI Master Clock	0
CSIx_HSYNC	CSI Horizontal Sync	ı
CSIx_VSYNC	CSI Vertical Sync	ı
CSI1_FIELD	CSI Field Indicator	1/0
TV-IN		•
TVIN[3:0]	TV-in Input	Al
VCC-TVIN	TV-in Power Supply	Р
VRP-TVIN	TV-in Reference Voltage Positive	Al
VRN-TVIN	TV-in Reference Voltage Negative	Al



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
GND-TVIN	TV-in Ground	G
USB	,	1
USB0-DM	USB0 D- Signal	A I/O
USB0-DP	USB0 D+ Signal	A I/O
USB1-DM	USB1 D- Signal	A I/O
USB1-DP	USB1 D+ Signal	A I/O
USB2-DM	USB2 D- Signal	A I/O
USB2-DP	USB2 D+ Signal	A I/O
VCC-USB	USB Power Supply	Р
RTP	,	1
TPX[2:1]	Touch Panel X[2:1] Input	Al
TPY[2:1]	Touch Panel Y[2:1] Input	Al
Audio Codec	,	1
PHONEOUTN	Phone Negative Output	AO
PHONEOUTP	Phone Positive Output	AO
FMINR	FM Right Channel Input	Al
FMINL	FM Left Channel Input	Al
VMIC	Bias Voltage Output for Main Microphone	AO
MICIN[2:1]	Microphone Input	Al
VRA1	Reference Voltage Output	AO
VRA2	Reference Voltage Output	AO
AVCC	Analog Power Supply	Р
VRP	Reference Voltage Output	AO
LINEINR	Linein Right Channel Input	Al
LINEINL	Linein Left Channel Input	Al
AGND	Analog Ground	G
HPOUTR	Headphone Right Channel Output	AO
HPOUTL	Headphone Left Channel Output	AO
НРСОМ	Headphone Common Reference Output	AO
HPCOMFB	Headphone Common Reference Feedback Input	Al
НРВР	Headphone Bypass Output	AO
VCC-HP	Headphone Power Supply	Р
GND-HP	Analog Ground	G
KEYADC		
KEYADC[1:0]	ADC Input for Key	Al
EMAC		
ERXD[3:0]	MII Receive Data Bit	1
ETXD[3:0]	MII Transmit Data Bit	0
ERXCK	MII Receive Clock	I
ERXERR	MII Receive Error	1
ERXDV	MII Receive Data Valid	Ī
EMDC	MII Management Data Clock	0
EMDIO	MII Management Data Input/Output	1/0



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
ETXEN	MII Transmit Enable	0
ETXCK	MII Transmit Clock	1
ECRS	MII Carrier Sense	1
ECOL	MII Collision Detect	1
ETXERR	MII Transmit Error	0
GMAC		
GRXD[3:0]	RGMII/MII Receive Data	1
GTXD[3:0]	RGMII/MII Transmit Data	0
GRXCK	RGMII/MII Receive Clock	1
GNULL/ERXERR	RGMII Null/MII Receive Error	1
GRXCTL/RXDV	RGMII Receive Control/MII Receive Data Valid	1,1
GMDC	RGMII/MII Management Data Clock	0
GMDIO	RGMII/MII Management Data Input/output	1/0
GTXCTL/ETXEN	RGMII Transmit Control/MII Transmit Enable	0,0
GNULL/ETXCK	RGMII Null/MII Transmit Clock	1
GTXCK/ECRS	RGMII Transmit Clock/MII Carrier Sense	0,1
GCLKIN/ECOL	RGMII Reference Clock Input/MII Collision Detect	1,1
GNULL/ETXERR	RGMII Null/MII Transmit Error	0
SPI(x=[3:0])		
SPIx_CS[1:0]	SPI Chip Select Signal(active low)	1/0
SPIx_CLK	SPI Clock Signal	1/0
SPIx_MOSI	SPI Master Data Out,Slave Data In	1/0
SPIx_MISO	SPI Master Data In,Slave Data Out	1/0
UART		- 1
UARTO_TX	UARTO Data Transmit	0
UARTO_RX	UARTO Data Receive	1
UART1_TX	UART1 Data Transmit	0
UART1_RX	UART1 Data Receive	ı
UART1_RTS	UART1 Data Request to Send	0
UART1_CTS	UART1 Data Clear to Send	ı
UART1_DTR	UART1 Data Terminal Ready	0
UART1_DSR	UART1 Data Set Ready	1
UART1_DCD	UART1 Data Carrier Detect	1
UART1_RING	UART1 Data Ring Indicator	1
UART2_TX	UART2 Data Transmit	0
UART2_RX	UART2 Data Receive	1
UART2_RTS	UART2 Data Request to Send	0
UART2_CTS	UART2 Data Clear to Send	1
UART3_TX	UART3 Data Transmit	0
UART3_RX	UART3 Data Receive	1
UART3_RTS	UART3 Data Request to Send	0
UART3_CTS	UART3 Data Clear to Send	1
UART4_TX	UART4 Data Transmit	0



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
UART4_RX	UART4 Data Receive	I
UART5_TX	UART5 Data Transmit	0
UART5_RX	UART5 Data Receive	I
UART6_TX	UART6 Data Transmit	0
UART6_RX	UART6 Data Receive	I
UART7_TX	UART7 Data Transmit	0
UART7_RX	UART7 Data Receive	I
TWI(x=[4:0])		
TWIx_SCK	TWI Clock	1/0
TWIx_SDA	TWI Data/Address	1/0
SD/MMC		
SDC0_D[3:0]	SDC0 Data Bit	1/0
SDC0_CLK	SDC0 Clock	0
SDC0_CMD	SDC0 Command Signal	1/0
SDC1_D[3:0]	SDC1 Data Bit	1/0
SDC1_CLK	SDC1 Clock	0
SDC1_CMD	SDC1 Command Signal	1/0
SDC2_D[7:0]	SDC2 Data Bit	1/0
SDC2_CLK	SDC2 Clock	0
SDC2_CMD	SDC2 Command Signal	1/0
SDC2_DS	SDC2 Data Strobe	I
SDC2_RST	SDC2 Reset	0
SDC3_D[3:0]	SDC3 Data Bit	1/0
SDC3_CLK	SDC3 Clock	0
SDC3_CMD	SDC3 Command Signal	1/0
KEYPAD		
KP_IN[7:0]	Keypad Data Input	1
KP_OUT[7:0]	Keypad Data Output	0
CIR(x=[1:0])		
CIRx_RX	CIR Data Receive	ı
PS2		
PS2_SCK[1:0]	PS2 Clock Signal	1/0
PS2_SDA[1:0]	PS2 Data Signal	1/0
125		
I2S_DO[3:0]	I2S Data Output	0
12S_DI	I2S Data Input	I
I2S_MCLK	I2S Master Clock	0
I2S_BCLK	I2S Bit Clock	1/0
I2S_LRCK	I2S Left/Right Channel Select Clock	1/0
I2S1_DO	I2S1 Data Output	0
12S1_DI	I2S1 Data Input	I
I2S1_BCLK	I2S1 Bit Clock	1/0
I2S1_LRCK	I2S1 Left/Right Channel Select Clock	1/0



Pin/Signal Name <sup>(1)</sup>	Description <sup>(2)</sup>	Type <sup>(3)</sup>
I2S1_MCLK	I2S1 Master Clock	0
AC97		
AC97_DO	AC97 Data Output	0
AC97_DI	AC97 Data Input	I
AC97_MCLK	AC97 Master Clock	0
AC97_BCLK	AC97 Bit Clock	I
AC97_SYNC	AC97 Sync Signal	0
OWA		•
OWA_MCLK	OWA Master Clock	0
OWA_DO	OWA Data Output	0
TSC(x=[1:0])		
TSx_D[7:0]	Transport Stream Data	I
TSx_CLK	Transport Stream Clock	I
TSx_ERR	Transport Stream Error Indicate	I
TSx_SYNC	Transport Stream Sync	I
TSx_DVLD	Transport Stream Data Valid	1
SCR		
SMC_RST	Smart Card Reset	0
SMC_VPPEN	Smart Card Program Voltage Enable	0
SMC_VPPPP	Smart Card Program Control	0
SMC_DET	Smart Card Detect	I
SMC_VCCEN	Smart Card Power Enable	0
SMC_SLK	Smart Card Clock	0
SMC_SDA	Smart Card Data	1/0
SATA		
SATA-TXP	SATA Positive Data Transmit	AO
SATA-TXM	SATA Negative Data Transmit	AO
SATA-RXP	SATA Positive Data Receive	Al
SATA-RXM	SATA Negative Data Receive	Al
REXT-SATA	SATA Reference	AO
SATA-CLKP	SATA Positive Clock	Al
SATA-CLKM	SATA Negative Clock	Al
VDD-SATA	1.2V SATA Power Supply	Р
VDD25-SATA	2.5V SATA Power Supply	Р



# 5. Electrical Characteristics

# 5.1. Absolute Maximum Ratings

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Table 5-1 specifies the absolute maximum ratings over the operating junction temperature range of commercial and extended temperature devices. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this standard may damage to the device.

Note: All measurements in the R40 Datasheet are taken at room temperature of 25°C unless other noted.

Symbol Min Unit **Parameter** Max 40 In/Out Current for Input and Output -40 mA  $I_{I/O}$ -40 125 °C Tstg Storage Temperature VCC-IO.VCC-PA.VCC-PC. VCC-PD,VCC-PE,VCC-PF, -0.33.6 V DC Supply Voltage for I/O VCC-PG **AVCC** DC Supply Voltage for Analog Part -0.3 3.6 ٧ VCC-DRAM Power Supply for DRAM -0.3 1.98 ٧ VCC-HDMI -0.3 V Power Supply for HDMI 3.6 VCC-USB ٧ Power Supply for USB -0.3 3.6 VCC-TVOUT 3.6 ٧ Power Supply for TV-OUT -0.3 ٧ -0.3 VCC-TVIN Power Supply for TV-IN 3.6 VCC-DSI Power Supply for MIPI DSI -0.3 3.6 ٧ VCC-PLL Power Supply for PLL -0.3 3.6 ٧ VCC-RTC -0.3 3.6 ٧ Power Supply for RTC 3.0 ٧ VDD25-SATA 2.5V Power Supply for SATA -0.3 ٧ VDD-SATA -0.3 1.4 1.2V Power Supply for SATA VDD-CPU -0.3 1.4 ٧ Power Supply for CPU VDD-SYS -0.3 1.4 ٧ **Power Supply for System** Human Body Model(HBM)<sup>(1)</sup> -4000 4000 ٧  $V_{\text{ESD}}$ **Electrostatic Discharge** Charged Device Model(CDM)(2) V -250 250 Latch-up I-test performance current-pulse injection on each IO pin (3) **Pass** I<sub>Latch-un</sub> Latch-up over-voltage performance voltage injection on each IO pin (4) Pass

Table 5-1. Absolute Maximum Ratings

<sup>(1).</sup> Test method: JEDEC JS-001-2014(Class-3A). JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2).</sup> Test method: JESD22-C101F(Class-C1). JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

<sup>(3).</sup> Current test performance: Pins stressed per JEDEC JESD78D(Class I, Level A) and passed with I/O pin injection current as defined in JEDEC.

<sup>(4).</sup> Over voltage performance: Supplies stressed per JEDEC JESD78D(Class I, Level A) and passed voltage injection as defined in JEDEC.



# 5.2. Recommended Operating Conditions

All R40 modules are used under the operating conditions contained in Table 5-2.

**Table 5-2. Recommended Operating Conditions** 

Symbol	Parameter	Min	Тур	Max	Unit
Та	Ambient Operating Temperature	-20	-	70	°C
VCC-IO,VCC-PA, VCC-PC,VCC-PD, VCC-PE, VCC-PF, VCC-PG	Digital GPIO(Port A,B,C,D,E,F,G,H,I)Power(3.3V/2.8V/2.5V/1.8V)	3.0 2.52 2.25 1.62	3.3 2.8 2.5 1.8	3.6 3.08 2.75 1.98	V
AVCC	DC Supply Voltage for Analog Part	-	3.0	-	V
	Power Supply for DDR2	1.7	1.8	1.9	V
	Power Supply for DDR3	1.425	1.5	1.575	V
VCC-DRAM	Power Supply for DDR3L	1.283	1.35	1.45	V
	Power Supply for LPDDR2	1.14	1.2	1.3	V
	Power Supply for LPDDR3	1.14	1.2	1.3	V
VCC-USB	Power Supply for USB	3.0	3.3	3.6	V
VCC-HDMI	Power Supply for HDMI	3.24	3.3	3.36	V
VCC-TVOUT	Power Supply for TV-OUT	3.24	3.3	3.36	V
VCC-TVIN	Power Supply for TV-IN	3.24	3.3	3.36	V
VDD-SATA	1.2V Power Supply for SATA	1.0	1.1	1.2	V
VDD25-SATA	2.5V Power Supply for SATA	2.25	2.5	2.75	V
VCC-DSI	Power Supply for MIPI DSI	3.0	3.3	3.6	V
VCC-HP	Power Supply for Headphone	3.0	-	3.3	V
VCC-PLL	Power Supply for PLL	3.0	-	3.3	V
VCC-RTC	Power Supply for RTC	3.0	-	3.3	V
VDD-CPU	Power Supply for CPU	1.0	1.1	1.3	V
VDD-SYS	Power Supply for System	1.0	1.1	1.3	V
Tj	Junction Temperature Range	TBD	-	TBD	°C

# 5.3. DC Electrical Characteristics

Table 5-3 summarizes the DC electrical characteristics of R40.

**Table 5-3. DC Electrical Characteristics** 

Parameter		Symbol	Min	Тур	Max	Unit
	High-Level Input Voltage	V <sub>IH</sub>	0.7 * VCC-IO	-	VCC-IO + 0.3	V
	Low-Level Input Voltage	V <sub>IL</sub>	-0.3	-	0.3 * VCC-IO	V
	Input Pull-up Resistance	R <sub>PU</sub>	50	100	150	ΚΩ
	Input Pull-down Resistance	R <sub>PD</sub>	50	100	150	ΚΩ
Digital GPIO	High-Level Input Current	I <sub>IH</sub>	-	-	10	uA
	Low-Level Input Current	I <sub>IL</sub>	-	-	10	uA
	High-Level Output Voltage	V <sub>OH</sub>	VCC-IO -0.2	-	VCC-IO	V
	Low-Level Output Voltage	V <sub>OL</sub>	0	-	0.2	V
	Tri-State Output Leakage Current	l <sub>oz</sub>	-10	-	10	uA



Input Capacitance	C <sub>IN</sub>	=	-	5	pF
Output Capacitance	C <sub>OUT</sub>	-	-	5	pF

# 5.4. PLL Electrical Characteristics

### **5.4.1. CPU PLL Electrical Parameters**

**Table 5-4. CPU PLL Electrical Parameters** 

Parameter	Value
Clock Output Range	60MHz ~2.1GHz
Reference Clock	24MHz
Max. Lock Time	1.5ms
Max. Peak-to-Peak Supply Noise	200ps

### 5.4.2. Audio PLL Electrical Parameters

**Table 5-5. Audio PLL Electrical Parameters** 

Parameter	Value
Clock Output Range	22.5792MHz,24.576MHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps

# **5.4.3. GPU PLL Electrical Parameters**

**Table 5-6. GPU PLL Electrical Parameters** 

Parameter	Value
Clock Output Range	192MHz~600MHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps

# 5.4.4. Peripheral 0/1 PLL Electrical Parameters

Table 5-7. Peripheral0/1 PLL Electrical Parameters

Parameter	Value
Clock Output Range	504MHz ~1.4GHz
Reference Clock	24MHz
Max. Lock Time	500us



Max. Peak-to-Peak Supply Noise	200ps
--------------------------------	-------

## **5.4.5. MIPI PLL Electrical Parameters**

#### **Table 5-8. MIPI PLL Electrical Parameters**

Parameter	Value
Clock Output Range	182MHz ~1.5GHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps

# 5.4.6. DDR0/1 PLL Electrical Parameters

Table 5-9. DDR0/1 PLL Electrical Parameters

Parameter	Value		
Clock Output Range	192MHz ~1.6GHz		
Reference Clock	24MHz		
Max. Lock Time	2ms		
	192MHz ~800MHz	200ps	
Max. Peak-to-Peak Supply Noise	800MHz ~1.3GHz	140ps	
	1.3GHz ~1.6GHz	100ps	

## 5.4.7. Video0/1 PLL Electrical Parameters

Table 5-10. Video0/1 PLL Electrical Parameters

Parameter	Value
Clock Output Range	192MHz ~600MHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps

### **5.4.8. VE PLL Electrical Parameters**

**Table 5-11. VE PLL Electrical Parameters** 

Parameter	Value
Clock Output Range	192MHz ~600MHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps



#### 5.4.9. DE PLL Electrical Parameters

**Table 5-12. DE PLL Electrical Parameters** 

Parameter	Value
Clock Output Range	192MHz ~600MHz
Reference Clock	24MHz
Max. Lock Time	500us
Max. Peak-to-Peak Supply Noise	200ps

#### 5.4.10. SATA PLL Electrical Parameters

Table 5-13. SATA PLL Electrical Parameters

Parameter	Value
Clock Output Range	8MHz~300MHz
Reference Clock	24MHz
Max. Lock Time	2ms
Max. Peak-to-Peak Supply Noise	140ps

## 5.5. KEYADC Electrical Characteristics

KEYADC contains two-channels analog-to-digital(ADC) converter for key application. Table 5-14 lists KEYADC electrical characteristics.

**Table 5-14. KEYADC Electrical Characteristics** 

Parameter	Min	Тур	Max	Unit
ADC Resolution	-	6	-	bits
Full-scale Input Range	0	-	0.667*AVCC	V
Quantizing Error	-	1	-	LSB
Clock Frequency	-	-	250	Hz
Conversion Time	-	14	-	ADC Clock Cycles

# 5.6. Oscillator Electrical Characteristics

R40 contains two external input clocks: X24MIN and X32KIN, two output clocks: X24MOUT and X32KOUT.

The 24.000MHz frequency is used to generate the main source clock for PLL and the main digital blocks, the clock is provided through X24MIN. Table 5-15 lists the 24MHz crystal specifications.

Table 5-15. 24MHz Crystal Characteristics

Symbol Parameter		Min	Тур	Max	Unit
1/(t <sub>CPMAIN</sub> )	Crystal Oscillator Frequency Range	1	24.000	-	MHz



t <sub>ST</sub>	Startup Time	_	-	-	ms
	Frequency Tolerance at 25 °C	-50	_	+50	ppm
	Oscillation Mode	Fundame	ntal		-
	Maximum Change Over Temperature Range	-50	_	+50	ppm
P <sub>ON</sub>	Drive Level	_	_	50	uW
$C_L$	Equivalent Load Capacitance	12	18	22	pF
R <sub>S</sub>	Series Resistance(ESR)	_	25	_	Ω
	Duty Cycle	30	50	70	%
Cı	Motional Capacitance	_	_	_	pF
Co	Shunt Capacitance	5	6.5	7.5	pF
R <sub>BIAS</sub>	Internal Bias Resistor	0.5	0.6	0.7	МΩ

The 32768Hz frequency is used for low frequency operation. It supplies the wake-up domain for operation in lowest power mode. The clock is provided through X32KIN. Table 5-16 lists the 32768Hz crystal specifications.

Table 5-16. 32768Hz Crystal Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
1/(t <sub>CPMAIN</sub> )	Crystal Oscillator Frequency Range	-	32768	-	Hz
t <sub>ST</sub>	Startup Time	-	_	_	ms
	Frequency Tolerance at 25 °C	-20	_	+20	ppm
	Oscillation Mode		ntal	·	-
	Maximum Change Over Temperature Range	-20	_	+20	ppm
P <sub>ON</sub>	Drive Level	-	-	1.0	uW
C <sub>L</sub>	Equivalent Load Capacitance	-	12.5	-	pF
R <sub>S</sub>	Series Resistance(ESR)	_	_	35	ΚΩ
	Duty Cycle	30	50	70	%
Cı	Motional Capacitance	_	_	-	F
Co	Shunt Capacitance	-	1.1	_	pF

# 5.7. Maximum Current Consumption

Table 5-17 lists the peak power consumption of R40.

**Table 5-17. Maximum Current Consumption** 

Parameter	Sub Parameter	Power Supply	Condition	Min	Тур	Max	Unit
Internal Core	СРИ	VDD-CPU	@1.1V	-	-	TBD	mA
Power	SYS	VDD-SYS	@1.1V	-	-	TBD	mA
GPIO Power		VCC-IO, VCC-PA, VCC-PC, VCC-PD, VCC-PE, VCC-PF, VCC-PG	@3.3V @2.8V @2.5V @1.8V	-	-	TBD	mA
Memory I/O Power		VCC-DRAM	@1.5V	-	-	TBD	mA
Oscillator		VCC-PLL	@3.0V	-	-	TBD	mA



USB 3.0V Power of PHY	VCC-USB	@3.3V	-	-	TBD	mA
HDMI	VCC-HDMI	@3.3V	-	-	TBD	mA
RTC Power	VCC-RTC	@3.0V	-	-	TBD	mA
ADC Analog Power	AVCC	@3.0V	-	-	TBD	mA
DAC Analog Power	AVCC	@3.0V	-	-	TBD	mA
PLL Power	VCC-PLL	@3.0V	-	-	TBD	mA

# **5.8. External Memory Electrical Characteristics**

#### 5.8.1. Nand AC Electrical Characteristics




Figure 5-1. Conventional Serial Access Cycle Timing (SAM0)




Figure 5-2. EDO Type Serial Access after Read Cycle Timing (SAM1)




Figure 5-3. Extending EDO Type Serial Access Mode Timing (SAM2)




Figure 5-4. Command Latch Cycle Timing




Figure 5-5. Address Latch Cycle Timing




Figure 5-6. Write Data to Flash Cycle Timing




Figure 5-7. Waiting R/B# Ready Timing




Figure 5-8. WE# High to RE# Low Timing




Figure 5-9. RE# High to WE# Low Timing




Figure 5-10. Address to Data Loading Timing

**Table 5-18. NAND Timing Constants** 

Parameter	Symbol	Timing	Unit
NDFC_CLE setup time	t1	2T	ns
NDFC_CLE hold time	t2	2T <sup>(1)</sup>	ns
NDFC_CE setup time	t3	2T	ns
NDFC_CE hold time	t4	2T	ns
NDFC_WE# pulse width	t5	Т	ns
NDFC_WE# hold time	t6	Т	ns
NDFC_ALE setup time	t7	2T	ns
Data setup time	t8	Т	ns
Data hold time	t9	Т	ns
Ready to NDFC_RE# low	t10	3T	ns
NDFC_ALE hold time	t11	2T	ns
NDFC_RE# pulse width	t12	Т	ns
NDFC_RE# hold time	t13	Т	ns
Read cycle time	t14	2T	ns
Write cycle time	t15	2T	ns
NDFC_WE# high to R/B# busy	t16	T_WB <sup>(2)</sup>	ns



NDFC_WE# high to NDFC_RE# low	t17	T_WHR <sup>(3)</sup>	ns
NDFC_RE# high to NDFC_WE# low	t18	T_RHW <sup>(4)</sup>	ns
Address to Data Loading time	t19	T_ADL <sup>(5)</sup>	ns

**NOTE (1):**T is the cycle of clock.

**NOTE (2),(3),(4),(5):**This values is configurable in Nand Flash controller. The value of T\_WB could be 28T/44T/60T/76T, the value of T\_WHR could be 0T/12T/28T/44T, the value of T\_RHW could be 8T/24T/40T/56T, the value of T\_ADL could be 0T/12T/28T/44T.

### **5.8.2. SMHC AC Electrical Characteristics**




Figure 5-11. SMHC in SDR Mode Output Timing




Figure 5-12. SMHC in SDR Mode Input Timing

**Table 5-19. SMHC Timing Constants** 

Parameter	Symbol	Min	Туре	Max	Unit
Clock frequency	tCK	0	50	50	MHz
Duty Cycle	DC	45	50	55	%
CMD, Data output delay time	tODLY	-	-	12	ns
Data output delay skew time	tOSKEW	-	-	0.5	ns
Data input delay in SDR mode. It includes Clock's PCB delay time, Data's PCB delay time and device's data output delay.	tIDLY	-	-	21	ns
Data input skew time in SDR mode	tISKEW	-	-	0.8	ns
Note (1): Output CMD. DATA is ref	erenced to CLK				



# 5.9. External Peripherals Electrical Characteristics

# 5.9.1. LCD AC Electrical Characteristics




Figure 5-13. HV\_IF Interface Vertical Timing




Figure 5-14. HV\_IF Interface Parallel Mode Horizontal Timing






Figure 5-15. HV\_IF Interface Serial Mode Horizontal Timing

Table 5-20. LCD HV\_IF Interface Timing Constants

Parameter	Symbol	Min	Тур	Max	Unit
DCLK cycle time	tDCLK	5	-	-	ns
HSYNC period time	tHT	-	HT+1	-	tDCLK
HSYNC width	tHSPW	-	HSPW+1	-	tDCLK
HSYNC back porch	tHBP	-	HBP+1	-	tDCLK
VSYNC period time	tVT	-	VT/2	-	tHT
VSYNC width	tVSPW	-	VSPW+1	-	tHT
VSYNC back porch	tVBP	-	VBP+1	-	tHT

#### Note:

- (1). Vsync: Vertical sync, indicates one new frame
- (2). Hsync: Horizontal sync, indicate one new scan line
- (3). DCLK: Dot clock, pixel data are sync by this clock
- (4). LDE: LCD data enable
- (5). LD[23..0]: 24Bit RGB/YUV output from input FIFO for panel



#### 5.9.2. CSI AC Electrical Characteristics




Figure 5-16. 8/10/12-bit CMOS Sensor Interface Timing

(clock rising edge sample. vsync valid = positive, hsycn valid = positive)




Figure 5-17. 16-bit YCbCr4:2:2 with Separate Sync Timing

(clock rising edge sample. vsync valid = positive, hsycn valid = positive)




Figure 5-18. 8-bit YCbCr4:2:2 with Embedded Syncs(BT656) Timing




Figure 5-19. Data Sample Timing

**Table 5-21. CSI Interface Timing Constants** 



Parameter	Symbol	Min	Тур	Max	Unit
Pclk Period	t <sub>period</sub>	5.95	-	-	ns
Pclk Frequency	1/t <sub>period</sub>	-	-	168	MHz
Pclk Duty	t <sub>high-level</sub> /t <sub>period</sub>	40	50	60	%
Data input Setup time	t <sub>dst</sub>	0.6	-	-	ns
Data input Hold time	t <sub>dhd</sub>	0.6	-	-	ns

### **5.9.3. EMAC AC Electrical Characteristics**




Figure 5-20. EMAC MII Interface Transmit Timing

Table 5-22. 100Mb/s MII Transmit Timing Constants

Parameter	Symbol	Min	Туре	Max	Unit
Transmit Clock High Time,100M mode	Tch	-	20	-	ns
Transmit Clock Low Time,100M mode	Tcl	-	20	-	ns
TXEN/TXD setup time to TX_CLK	Ts	10	-	-	ns
TXEN/TXD hold time to TX CLK	Th	0	-	-	ns




Figure 5-21. EMAC MII Interface Receive Timing

Table 5-23. 100Mb/s MII Receive Timing Constants

Parameter	Symbol	Min	Туре	Max	Unit
Receive Clock High Time,100M mode	Tch	-	20	-	ns
Receive Clock Low Time,100M mode	Tcl	-	20	-	ns
RX_CLK to RXD[3:0]/RX_DV/RX_ER Delay	Td	10	-	30	ns

### 5.9.4. PS2 AC Electrical Characteristics




Figure 5-22. PS2 Timing for Master Transmit Data and Device Receive Data




Figure 5-23. PS2 Timing for Device Transmit Data and Master Receive Data




Figure 5-24. PS2 Timing for Master Sending Command then Device Sending Response

**Table 5-24. PS2 Timing Constants** 

Parameter	Symbol	Min	Туре	Max	Unit
Clock Low time	Tckl	30	40	50	us
Clock High time	Tckh	30	40	50	us
Time for Host inhibit clock for send data request	Tinh	100	-	-	us
Data change to clock falling edge time during device to host transfer	Td2f	5	-	Tckh-5	us
Clock rising edge to data change time during device to host transfer	Tr2d	5	-	Tckh-5	us
Data change to clock rising edge time during host to device transfer	Td2r	5	-	Tckl-5	us
Clock falling edge to data change time during host to device transfer	Tf2d	5	-	Tckl-5	us
Host pull low Clock to Device drive Clock	Tc2c	-	-	15	ms
Time for packet to send	Tdata	-	-	2	ms



Time for device responding to the host command	d Trsp	-	-	20	ms
--	--------	---	---	----	----

### 5.9.5. CIR AC Electrical Characteristics




Figure 5-25. CIR-RX Timing

**Table 5-25. CIR-RX Timing Constants** 

Parameter	Symbol	Min	Туре	Max	Unit
Frame Period	Tf	-	67.5	-	ms
Lead Code High Time	Tlh	-	9	-	ms
Lead Code Low Time	TII	-	4.5	-	ms
Pulse Time	Тр	-	560	-	us
Logical 1 Low Time	T1	-	1680	-	us
Logical 0 Low Time	T0	-	560	-	us

## **5.9.6. SPI AC Electrical Characteristics**




Figure 5-26. SPI MOSI Timing




Figure 5-27. SPI MISO Timing

**Table 5-26. SPI Timing Constants** 

Parameter	Symbol	Min	Тур	Max	Unit
CS# Active Setup Time	tSLCH	-	2T	-	ns
CS# Active Hold Time	tCHSH	-	2T <sup>(1)</sup>	-	ns
Data In Setup Time	tDVCH	-	T/2-3	-	ns
Data In Hold Time	tCHDX	-	T/2-3	-	ns
Note (1):T is the cycle of clo	ck.	·			

### 5.9.7. UART AC Electrical Characteristics




Figure 5-28. UART RX Timing




Figure 5-29. UART nCTS Timing




Figure 5-30. UART nRTS Timing

**Table 5-27. UART Timing Constants** 

Parameter	Symbol	Min	Тур	Max	Unit					
RX start to RX FIFO	tRXSF	10.5× BRP <sup>(1)</sup>	-	11× BRP <sup>(1)</sup>	ns					
Delay time of de-asserted	tDCTS	-	-	BRP <sup>(1)</sup>	ns					
nCTS to TX start										
Step time of asserted nCTS to	tACTS	BRP <sup>(1)</sup> /4	-	-	ns					
stop next transmission										
Delay time of de-asserted	tDRTS	-	-	BRP <sup>(1)</sup>	ns					
nRTS										
Delay time of asserted nRTS	tARTS	-	-	BRP <sup>(1)</sup>	ns					
Note (1): BRP(Baud-Rate Period).										

## 5.9.8. TWI AC Electrical Characteristics




Figure 5-31. TWI Timing

**Table 5-28. TWI Timing Constants** 

Parameter	Symbol	Min	Тур	Max	Unit
High period of SCL	tCH	0.96	ī	ı	μs
Low period of SCL	tCL	1.5	ı	•	μs
SCL hold time for START	tSTH	1.5	-	-	μs
condition					
SCL step time for STOP	tSOS	1.6	-	-	μs
condition					
SDA hold time	tDH	0.82	ı	-	μs
SDA step time	tDS	0.72	-	-	μs



## **5.9.9. TSC AC Electrical Characteristics**




Figure 5-32. TSC Data and Clock Timing

**Table 5-29. TSC Timing Constants** 

Parameter	Symbol	Min	Туре	Max	Unit
Data hold time	T1	T/2-T/10	T <sup>(1)</sup> /2	T/2+T/10	us
Clock pulse width	T2	T/2-T/10	T/2	T/2+T/10	us
<b>Note (1):</b> T is the cycle of clock.					

## 5.9.10. AC97 AC Electrical Characteristics




Figure 5-33. AC97 Cold Reset Timing




Figure 5-34. AC97 Warm Reset Timing




Figure 5-35. AC-link Low Power Mode Timing




Figure 5-36. BIT\_CLK and SYNC Timing




Figure 5-37. AC-link Data Transmission Output and Input Timing






Figure 5-38. Signal Rise and Fall Timing

**Table 5-30. AC97 Timing Constants** 

Parameter	Symbol	Min	Туре	Max	Unit
RESET# active low pulse width	T <sub>rst_low</sub>	1.0	-	-	us
RESET# inactive to SDATA_IN	T <sub>tri2actv</sub>	_		25	ns
Or BIT_CLK active delay	' tri2actv			23	113
RESET# inactive to BIT_CLK	T <sub>rst2clk</sub>	162.8	_	_	ns
Startup delay	rstzcik				113
SYNC active high pulse width	T <sub>sync_high</sub>	1.0	_	-	us
SYNC inactive to BIT_CLK startup	т	162.8		_	ns
delay	T <sub>sync2clk</sub>	102.0			113
End of Slot 2 to BIT_CLK, SDATA_IN	T <sub>s2_pdown</sub>	_	_	1.0	us
low	sz_pdown			1.0	us
BIT_CLK frequency		-	12.288	-	MHz
BIT_CLK period	Tclk_period	-	81.4	-	ns
BIT_CLK output jitter		_	-	750	ps
BIT_CLK high pulse width	Tclk_high	36	40.7	45	ns
BIT_CLK low pulse width	Tclk_low	36	40.7	45	ns
SYNC frequency		-	48.0	-	kHz
SYNC period	Tsync_period	-	20.8	-	us
SYNC high pulse width	Tsync_high	-	1.3	-	us
SYNC low pulse width	Tsync_low	-	19.5	-	us
Output Valid Delay from rising edge of BIT_CLK	tco	-	-	15	ns
Input Setup to falling edge of BIT_CLK	tsetup	10	-	-	ns
Input Hold from falling edge of BIT_CLK	thold	10	-	-	ns
BIT_CLK combined rise or fall plus					
flight time				7	
(Primary Codec to Controller or		-	-	7	ns
Secondary)					



SDATA combined rise or fall plus flight					
time		-	-	7	ns
(Output to Input)					
BIT_CLK rise time	Triseclk	-	-	6	ns
BIT_CLK fall time	Tfallclk	-	-	6	ns
SYNC rise time	Trisesync	-	-	6	ns
SYNC fall time	Tfallsync	-	-	6	ns
SDATA_IN rise time	Trisedin	-	-	6	ns
SDATA_IN fall time	Tfalldin	-	-	6	ns
SDATA_OUT rise time	Trisedout	-	-	6	ns
SDATA_OUT fall time	Tfalldout	-	-	6	ns

#### Note:

- (1). Worst case duty cycle restricted to 45/55
- (2). Combined rise or fall plus flight times are provided for worst case scenario modeling purpose
- (3). BIT\_CLK rise/fall times with an external load of 75 pF
- (4). SYNC and SDATA OUT rise/fall times with a external load of 75 pF
- (5). SDATA\_IN rise/fall times with an external load of 60 pF
- (6). Rise is from 10% to 90% of Vdd (Vol to Voh)
- (7). Fall is from 90% to 10% of Vdd (Voh to Vol)

#### 5.9.11. SCR AC Electrical Characteristics




Figure 5-39. SCR Activation and Cold Reset Timing




Figure 5-40. SCR Warm Reset Timing



#### **Table 5-31. SCR Timing Constants**

Symbol	Min	Туре	Max	Unit
ta	-	-	200/f	us
tb	400/f	=	-	us
tc	400/f	-	40000/f	us
td	-	-	200/f	us
te	400/f	-	-	us
tf	400/f	-	40000/f	us

#### Note:

- (1). Activation: Before time T1(2). Cold Reset: After time T1
- (3). T1: The clock signal is applied to CLK at time T1.
- (4). T2: The RST is put to state H.
- (5). T3: The card begin answer at time T3
- (6). ta: The card shall set I/O to state H within 200 clock cycles (delay ta) after the clock signal is applied to CLK (at time T1+ta).
- (7). tb: The cold reset results from maintaining RST at state L for at least 400 clock cycles (delay tb) after the clock signal is applied to CLK (at time T1+tb).
- (8). tc: The answer on I/O shall begin between 400 and 40000 clock cycles (delay tc) after the rising edge of the signal on RST (at time T2+tc).
- (9). td: The card shall set I/O to state H within 200 clock cycles (delay td) after state L is applied to RST (at time T4+td).
- (10). te: The controller initiates a warm reset (at time T4) by putting RST to state L for at least 400 clock cycles (delay te) while VCC remains powered and CLK provided with a suitable and stabled clock signal.
- (11). tf: The card answer on I/O shall begin between 400 and 40000 clock cycles (delay tf) after the rising edge of the signal on RST (at time T5+tf).
- (12). f is the frequency of clock.

# 5.10. Power-up and Power-down Sequence

The following figure shows an example of the power-up sequence for R40 device. During the entire power-up sequence, the AP\_RESET# pin must be held on low until all power domains are stable. The other power domains not in Figure 5-41 can be turned on upon the software request.






Figure 5-41. R40 Power Up Sequence

The power down solution is achieved by setting AP\_RESET# to 0. When AP\_RESET# powered down, then all power supplies start ramp down except VCC\_RTC. The ramping down rate is decided by the load on the power supply.



# **6. Package Thermal Characteristics**

For reliability and operability concerns, the absolute maximum junction temperature of R40 has to be below 125°C.The testing PCB is based on 4 layers. The following thermal resistance characteristics in Table 6-1 is based on JEDEC JESD51 standard, because the system design and temperature could be different with JEDEC JESD51, the simulating resulting data is a reference only, please prevail in the actual application condition test.

Table 6-1. R40 Thermal Resistance Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
Та	Ambient Operating Temperature	-20	-	+70	°C
T <sub>J</sub>	Junction Temperature	-	-	+125	°C
θ μ	Junction-to-Ambient Thermal Resistance	-	24	-	°C/W
θ ,,,	Junction-to-Board Thermal Resistance	-	TBD	-	°C/W
θ ,ς	Junction-to-Case Thermal Resistance	-	TBD	-	°C/W
τιψ	Junction-to-Top Characterization Parameter	-	TBD	-	°C/W
ψ <sub>ЈВ</sub>	Junction-to-Board Characterization Parameter	-	TBD	-	°C/W

<sup>(1).</sup> These values are based on a JEDEC-defined 2S2P system and will change based on environment as well as application.

<sup>(2). °</sup>C/W: degrees Celsius per watt.



# 7. Pin Assignment

# **7.1. Pin Map**

For R40, FBGA 468 balls ,16 mm x 16 mm, 0.65 pitch package is offered. The pin maps are illustrated in Figure 7-1 for this package.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
A	GND	SDQ11	SDQ9	SDQS1P	SDQ8	SDQ10	SDQM2	SDQ18	SDQ23	SDQS2P		SDQM3	SDQ25	SDQ27	SDQS3P	SDQ24	SDQ26	PH26		X32KIN	PH15	PH10	PH9	GND	A
В	SDQM1	SDQ14	SDQ12	SDQS1N	SDQ15	SDQ13	SDQ16	GND	SDQ21	SDQS2N	SDQ20	GND	SDQ28	SDQ30	SDQS3N	SDQ31	SDQ29	PH24	PH27	X32KOUT	PH14	PH7	PH8	PH6	В
С	SDQ6	SDQ7	SODT1	GND	SCAS/SA0	SCKEO	SCKP	SCKN	SDQ19	GND	SDQ17	SDQ22	SA12	SA6	GND	SBA0/SA7	GND	PH18	PH23	NMI	PH11	PH13	PH4	PH5	С
D	SDQ3	SDQ1	SCKE1			SODTO	GND		SVREF							SAB	SBA2	PH17	PH21		PH16	PH12	PH0	PH2	D
E	SDQS0P	SDQSON	GND	SA15/SCS1		SA4/SA11	SA11/SA4	SRST	SA14	GND	SA10	SA5	GND	SBA1	SRAS	GND	SA9	PH25	PH19			PH3	PH1		E
F	SDQ5	SDQ0	SCSO	SA3	GND	SAD/SCAS	GND	GND	GND	GND	GND	GND	SA7/SBA0	GND			GND	PH20			PB21	PB22	PB23	PB20	F
G	SDQ2	SDQ4	SDQM0		SA2	SWE	GND	GND	GND	GND	VCC-DRAM	VCC-DRAM	GND	VCC-DRAM	VCC-DRAM	VCC-DRAM	PH22		PB12	PB13	PB14	PB17	PB18	PB19	G
н	SZQ	GND	SA13	GND	SA1	GND	VCC-DRAM	GND	GND	VCC-DRAM	GND	VCC-DRAM	VCC-DRAM	GND	GND	RTC-VIO	VCC-RTC					PB15	PB16		н
J	MDSI-D0P	MDSI-D0N	MDSI-D2P	MDSI-D2N			GND	VCC-DRAM	GND	GND	GND	GND	GND	GND	VCC-IO	VCC-IO	VCC-IO		PB11	PB7	PB8	PB9	PB10	PB4	J
к	MDSI-D1P	MDSI-D1N	MDSI-D3P	MDSI-D3N			JTAG-SEL	GND	GND	GND	GND	GND	GND	GND	GND	VCC-IO	VCC-IO			PB5	PB6	PB1	PB2	PB3	К
L	MDSI-CKP	MDSI-CKN	PD12	PD11	PD10		FEL	VCC-DSI	GND	GND	GND	GND	GND	GND	GND	VCC-IO	VCC-PA					PB0	PA0		L
м	PD1	PD0	PD3	PD13			VDD- EFUSEBP	VDD-EFUSE	GND	GND	VDD-SYS	VDD-SYS	GND	GND	GND	GND	GND		PA1	PA5	PA4	PA3	PA2	PA6	м
N		PD2	PD14	PD15			VCC-PD	VCC-PD	GND-TVOUT	GND	VDD-SYS	VDD-SYS	GND	VDD-CPU	VDD-CPU	VDD-CPU	VDD-CPUFB		PA12	PA11	PA10	PA9	PA8	PA7	N
Р	PD4	PD5	PD7	PD17	PD16		VCC-TVIN	VCC-TVOUT	GND-TVIN	GND	GND	VDD-SYS	GND	GND	VDD-CPU	VDD-CPU	VDD-CPU	GND				PA14	PA13		Р
R	PD6	PD8	PD9	PD19	PD18		AVCC	VRA1	VCC-HP	GND	GND	GND	VDD-SYS	GND	VDD-CPU	VDD-CPU	GND			PA17	PA16	PA15	PI21	RESET	R
т		PD20	PD23	PD24	PD25		VRA2	VRP	VDD-SATA	VRP-TVIN	VCC-USB	VCC-PF	VCC-PLL		VCC-PC	GND	VCC-PG		PI16		Pl20	PI19	Pl17	PI18	т
U	PD21	PD22			PD26	PD27		VCC-HDMI	VDD25-SATA	VRN-TVIN	HHPD	TEST	GND	GND	VCC-PC	GND	VCC-PE	Pl12				PI15	Pi14		U
v	TVOUTO	TVOUT1	TVOUT2	TVOUT3	PHONEOUTN	PHONEOUTP	AGND	GND-HP	HSCL	HCEC											PI13	PI9	PI10	PI11	v
w		TVIN0	TVIN3	HPCOMFB				НРВР	HSDA	REXT-SATA	PF2		PF5			PC4	PE2		PE3	PI8		PI5	PI6	PI7	w
Υ	TVIN1	TVIN2	HPCOM								PF1		PF4	PC16		PC22	PE1		PE4	PG1		PI3	PI4		Υ
AA	HPOUTR	HPOUTL	LINEINL	KEYADC1		TPX1	SATA-CLKM	SATA-RXP	SATA-TXP	USB2-DM	PF0		PF3	PC21		PC19	PE0		PE5	PG0		PI0	PI1	PI2	AA
AB		LINEINR	MICIN1	TPY2	TPY1	TPX2	SATA-CLKP	SATA-RXM	SATA-TXM	USB2-DP	PCO	PC3	PC7	GND	PC9	PC18	PC23	PC20	PE6	PE10	PG2	PG4	PG10	PG11	АВ
AC	FMINL	FMINR	VMIC	HTXCN	HTX0N	HTX1N	HTX2N	USB0-DM	USB1-DM	PC1	X24MOUT	PC8	PC11	PC8	PC13	PC17	PC10	PC5	PE7	PE11	PG3	PG5	PG8	PG9	AC
AD	GND	MICIN2	KEYADC0	нтхср	HTX0P	HTX1P	HTX2P	USB0-DP	USB1-DP	PC2	X24MIN		PC24	PC12		PC14	PC15		PE8	PE9		PG6	PG7	GND	AD
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	ı

Figure 7-1. R40 Pin Map



# 7.2. Package Dimension

Figure 7-2 shows the top, bottom, and side views of R40 package dimension.




Figure 7-2. R40 Package Dimension



Copyright © 2016 Allwinner Technology Co.,Ltd. All Rights Reserved.	
Allwinner Technology Co.,Ltd.	
No.9 Technology Road 2,High-Tech Zone,	
Zhuhai, Guangdong Province, China	
Contact US:	
Service@allwinnertech.com	
www.allwinnertech.com	