



KISTA 1 μ m CMOS SOI Mixed Signal Flow

Version 0.0.1

S. Rodriguez
February 7, 2024

Contents

1	Introduction	2
2	Digital Cell	2
2.1	Functional View	2
2.2	Schematic View	4
2.3	Test Bench Creation	4
2.4	Config view creation	5
2.5	AMS simulation	5
2.6	Digital Cell Layout	9
2.7	Parasitic Extraction and Parasitic Simulation	13
2.8	Simulation of Parasitic extraction	18
3	Analog Block	19
4	Mixed Signal Circuit	19

List of Code Listings

1 Introduction

This manual shows how to use the analog-mixed signal flow to create and simulate digital and analog circuits designed using the KISTA 1um CMOS SOI PDK. This version has been tested with the following tools:

IC618 (Virtuoso Schematic and layout editor)
PVS161 (DRC & LVS physical verification)
XCELIUM1803 (Mixed signal simulator)
SPECTRE181 (Analog simulator)

There are three examples that are shown in this manual: creation and simulation of a digital cell/block, creating a simulation of an analog circuit, and simulation of a mixed-signal block containing both analog and digital circuits.

2 Digital Cell

Digital cells need at least the following views:

symbol (schematic symbol)
functional (verilog representation)
schematic (transistor level implementation at schematic level)
layout (physical implementation)
abstract (abstracted physical implementation)
analog_extracted (parasitic extraction)

The recommended procedure to create a digital cell is to first to import the verilog representation as a functional view, automatically create a symbol, create a schematic view, create layout view, create an analog extracted view, and finally generate the abstract view.

2.1 Functional View

Start virtuoso and go to Tools -> Library manager. Go to File -> New -> Library and create a new library MYCELLS. Attach it to the technology KISTA_SOI_STDLIB_TECH.

Now go to File -> New -> Cell. In the "Cell" field write mynand, and in "View" write functional. The "Type" should have automatically changed to Verilog (Fig. 1). Press "OK" and a text editor will open with a place holder for the code of the Verilog module. Change the Verilog code as shown in Fig. 2. When you save the file, you will be asked if you want to create a symbol. Click




Figure 1: Cell creation




Figure 2: Functional view

Yes/Accept and the symbol view will be created. You can edit the symbol if you want so that it resembles a nand gate.

Note: Although it is possible to create the symbol manually as a separate step, it is much better that you do it precisely as shown above. Manually creation of the symbol may result in inconsistent port order with the Verilog code which needs to be troubleshooted later at CDL level.




Figure 3: Schematic cell creation




Figure 4: Create Schematic form

2.2 Schematic View

Now open the symbol view and go to Create -> Cell View -> From Cell View. The popup window for creating a new view will appear. It is already configured to create a schematic so you just have to click "OK" (Fig. 3). Then, the "Create Schematic" popup window will appear. Here change the size to "none" and click "OK".

You can create the schematic of the nand gate using nmos3 and pmos3 transistors (Fig. 5). You will also need to create pins for global nets VDD! and VSS!. Click on Create -> Pin. Write VDD! or VSS! in "Names". In the "Signal type" drop-down menu select "power" or "ground". Check "Attach to Pin" and "Derive from pin name". Finally remove the ! in the "Property Name". The form should look like Fig. 6

2.3 Test Bench Creation

In the Library managed go to File -> New -> Cell View and create cell called mynand_tb (Fig. 7).




Figure 5: Final Schematic

Now add the mynand cell, vpulse sources, a load capacitor, and two DC sources as shown in Fig. 8. Set V0 to 10ns period and 5 ns pulse width, and V1 to 20ns period and 10 ns pulse width. Place labels on all the wires. Note that global nets end with !.

2.4 Config view creation


To use the AMS simulator, the first thing that is needed is to create a config view for the test bench. Go to the Library manager and select the "mynand_tb" cell. Then go to File -> New -> Cell View and change "Type" to "config" (Fig. 9). Press OK.

A new configuration window will appear. In the "View" drop-down menu select "schematic". Then go to the bottom and click "Use Template". Then Select "AMS". Press OK (Fig. 10). This will configure the Global Bindings. Press Ok again and you will see the config view window with all the cells and views used in the test bench (Fig. 11).

Press Save and close the config view.

2.5 AMS simulation

In the Library Manager open the config view (double-click). A pop-up window will appear. Make sure that both the config view and the schematic will open for editing (Fig. 12).



Create Pin (on s2424)

Names: VSS!

Direction: inputOutput

Usage: schematic

Signal Type: ground

☐ Expand busses

☐ Place multiple pins

Net Expression

☒ Attach to pin

☒ Derive from pin name

Property Name: VSS

Default Net Name: VSS!

Font

Height: 0.06250

Style: stick

Justification: lowerCenter

Supply Sensitivity

Attach To: None

Power Pin: None

Ground Pin: None

Figure 6: Global pin creation

Now in the test bench's schematic got to Launch -> ADE XL, and click on "Create a New View" and OK. A new window will open. Make sure that the "Cell" field is "mynand_tb" and that the "View" field is "adexl". Press OK. Now the schematic window change its name to Virtuoso Analog Design Environment XL Editing and it will have two tabs: one for the schematic and the other for the adexl. You will use the adexl to setup and run simulations.

Go to the "Data View" box on the left side and double click on "Tests". Then double click on "click to add test". A popup window will appear. Make sure that "mynand_tb" is selected and click OK (Fig. 13). Now it pops ups the ADE XL Test Editor window that you can use to configure the simulations. Note that this ADE XL window is only used to configure simulations and you




Figure 7: Test bench creation




Figure 8: Test bench schematic

should not run simulations from this window!

In the ADE Go to Setup -> Simulator and select "ams" (Fig. 14). Then go to Setup -> Model Libraries and add the device simulation libraries (Fig. 15). Then finally go to Setup-> Connect Rules / IE Setup and select the OSS "Connect Rule/Connect Module Based Setup" (Fig. 16).

Now go to Analyses -> Choose and setup a transient analysis with Stop Time of 200 ns, and moderate precision (Fig. 17). Then go to Outputs -> To Be Plotted -> Select on Design and select the nets A,B, and Y (Fig. 18). Now,




Figure 9: Creation of config view

you can close the ADE XL Test editor.

Now go to the hierarchy editor and make sure that the "View Found" for the mynand cell is "functional". Press the "Recompute the hierarchy" button in the toolbar (the icon is a page with an arrow pointing up). The window should look as Fig. 19.

Then go to the Virtuoso Analog Design Environment XL and click the green button "run". The simulation will start and when it is done, the Results tab will open. Click the "Plot All" button (waveform icon beside "Replace"). The Virtuoso Visualization & Analysis window will open. Here you can analyse the waveforms. Press the toolbar button "Split all Strips" at the right top corner. Then Press "v" to create a vertical cursor (Fig 21).

You can check the netlist used for simulation by right-clicking on the test. A pop-up menu will appear. Go down and select Netlist -> Display. You will see a verilog netlist in which the module mynand is instantiated.

Now, go to the config view and right-click the "View to Use" for the cell mynand and select schematic. The button "Recompute the hierarchy" now show an exclamation mark which means that the configuration has changed and the hierarchy must be recomputed (Fig. 22). Click on the "Recompute the hierarchy" button and run the simulation again. Change "Replace" to "Append" so that you can see both functional and schematic simulations in the same plot. Once the simulation finishes, click the "Plot All" button. Again, split the waveforms and move those with same name to the same plot. Here you can check if your circuit implementation matches the functional implementation (Fig. 23).



Figure 10: Config View - template Selection

2.6 Digital Cell Layout

In the Virtuoso schematic window click on Launch->Layout XL, and then Connectivity -> Generate -> All from Source. Go to the I/O Pins and select "Metal1 pin", press Apply, and then press OK (Fig. 24). Then click on Create-> P&R Objects -> P&R Boundary and create the boundary rectangle with cell dimensions compatible with SiteDefs in the std lib technology file. In this case, the height for the core is 36 μm and the width is 12 μm . Activate the routing "Grids" and place the pins in the centers of the intersections (these are the best positions for innovus to do P & R). Connect all the devices using metal1 drawing. Once you are done, select "metal1 label" and use the automatically addition of labels feature (Fig. 25). Make sure you place labels inside pins, over drawing metal1 layer (you may need to add metal1 drawing rectangles). The final layout looks like in fig. 26.




Figure 11: Config view




Figure 12: Config view - open for edit




Figure 13: Config view - open for edit




Figure 14: Choosing ams simulator




Figure 15: select analog simulation models




Figure 16: select Connect rules

Now you are going to check for DRC violations. Go to PVS -> Run DRC. Make sure you provide a separate directory for the drc runs (Fig. 27). Otherwise your work directory will be cluttered with drc intermediate files! Select the kista_pvs Technology, default Rule Set (Fig. 28). Then go to the Input tab, Layer Map List and select "kista_1u.layermap" under the pvs directory




Figure 17: Transient setup




Figure 18: Simulation setup i ADE XL

(Fig. 29). Press "Submit" and correct any violations that the layout may have before checking LVS.

Go to PVS -> Run LVS. Make sure you provide a separate directory for the lvs runs (Fig. 30). Otherwise your work directory will be cluttered with drc intermediate files! Select the kista_pvs Technology, default Rule Set (Fig. 31). Then go to the Input tab, Layer Map List and select "kista_1u.layermap" under the pvs directory (Fig. 32). Then go to the Output tab and check the "Create Quantus QRC Input Data" (Fig. 33). Press Submit and check for mismatches.




Figure 19: Config view - functional view




Figure 20: ADEXL results

2.7 Parasitic Extraction and Parasitic Simulation

This step can be done only after PVS LVS has finished without problems and if it was configured to generate Quantus data. In the virtuoso layout go to Quantus -> Run PVS Quantus. A pop-up window will appear with all fields already filled (Fig. 34). Press OK and the Quantus Parasitic Extraction Run Form will appear. If not already pre-selected, choose the Technology "kista_pvs" and in RuleSet "rcx_typical". In Output select "Spice". The Setup tab should look like Fig. 35. Then go to the Extraction tab and select "RC" in




Figure 21: Functional simulation waveforms




Figure 22: Changing View to use

"Extraction Type". Change the "Cap Coupling Mode" to "Coupled" and give the reference node net name, which in this case is "VSS!" (Fig. 36). Now go to the Filtering tab and make sure that the "Exclude Floating Nets" is NOT checked. This is because the substrate is defined as a floating net in SOI devices. Finally go to the Netlisting tab and make sure that the "Input Hierarchy Delimiter" in the Netlisting tab is different from "/". This is not accepted in verilog and will cause a netlisting problem when using ams. Use instead "_" as shown in Fig. 37. Press Apply/OK and check the log. The spice file should have been




Figure 23: Schematic and Functional simulation waveforms




Figure 24: Generate Layout window

generated in the work directory.

Now open the spice file with gedit and check that the spice file contains the devices and parasitics:

The subcircuit definition in the spice file generated by Quantus includes global nets VDD! and VSS! as regular nets. This needs to be changed manually. The solution is simple. Go to the header of the extracted spice file and




Figure 25: Create label window

remove the global nets from the subcircuit definition and add them as global nets:

Before:

```
*
.SUBCKT mynand VSS! VDD! B Y A
*
```

After:

```
*
.global VSS! VDD!
.SUBCKT mynand B Y A
*
```

In addition, it is needed to manually connect the substrate to a known potential. The substrate is extracted as a floating node and it is named with an integer number. It is the only node that is named like that and it is easy to spot because many parasitic capacitors are connected to it. In this example, the substrate is node number 3 (Fig. 39). This node can be connected to ground by using for instance a small resistor that mimics the substrate resistance. Add the following line at the end of the list of parasitic resistors:

```
Rs1 3 VSS! 50
```




Figure 26: Final layout

Now you import this spice file and create a schematic cell. In the CIW go to File -> Import -> Spice. In the "Input" tab provide the netlist file, change the "Netlist Language" to SPICE, add "analogLib" and "KISTA_1UM" to the "Reference Library List", and check "Device Mapping File" as shown in Fig. 40.

Go to the "Output" tab and update the "Output Library" with the library containing the cell mynand. In "Output View Name" write "analog_extracted" (Fig. ??).

Finally, go to the "Device Map" cell, click in the "File" button and load the




Figure 27: PVS DRC - Run Data




Figure 28: PVS DRC - Rules

"map_spice.txt" file located under the qrc directory. Press OK and check the log.

At this point, a new schematic view called analog_extracted is available. Open it and check that the substrate node (node 3 in this case) is correctly connected to VSS! through resistor Rs1 (Fig. 43).

2.8 Simulation of Parasitic extraction

You need to use exactly the same config and adexl views that you already used in 2.5. Open the config view (including the schematic) for mynand_tb and launch ADE-XL from the schematic window. Now go to the config view and right-click on mynand and select the "analog_extracted" view. Click on the "Recompute the hierarchy" button, and run the simulation. Click on "Plot All" and you will see the waveforms after parasitic extraction. Change "Re-




Figure 29: PVS DRC - Input




Figure 30: PVS LVS - Run Data

place" for "Append" in the ADE XL and run simulations for "functional" and "schematic" views. Now you can see the waveforms for functional (RTL), schematic (transistor level), and parasitic extracted views (Fig. 45).

3 Analog Block

4 Mixed Signal Circuit




Figure 31: PVS DRC - Rules




Figure 32: PVS DRC - Input




Figure 33: PVS DRC - Output




Figure 34: Quantus Config

Quantus (PVS) Parasitic Extraction Run Form (on s2424)

Setup Extraction Filtering Netlisting Run Details Substrate

Technology **kista_pvs** RuleSet **rcx_typical**

☐ p2lvsSet **NONE** UseMultRuleSets ☐

☐ Setup Dir **/home/saul/projects/KISTA/qrc/typical**

Template **Load**

☐ Include Command File **View Edit**

Rule Command File Include **View Edit**

☐ Tech Cmd File **User** **View Edit**

☐ Layer Setup File **View Edit**

☐ LPE Config File **View Edit**

☐ Library Cell Mapping File **View Edit**

☐ Probe Text File **View Edit**

Output **Spice** Name **mynand.sp**

Substrate Extract ☐

Extract MOS Diffusion Res ☐

Add LVS MOS Diffusion Res ☐

Extract MOS Diffusion High **NONE**

Auto Accuracy Downgrade ☒

Pin Order File

Figure 35: Quantus Setup Tab




Figure 36: Quantus Extraction Tab

Quantus (PVS) Parasitic Extraction Run Form (on s2424)

Setup Extraction Filtering **Netlisting** Run Details Substrate

Design Capacitor Models

Parasitic Capacitor Models

Design Resistor Models

Parasitic Resistor Models

Netlist With Names From EM Analysis ☐

Enable Metal Fill ☐ virtual Save Fill Shapes ☐

Sub Node Character # Bus Bit

Input Hierarchy Delimiter Device Finger Delimiter

Output Hierarchy Delimiter Force Globals ☐

Import Globals ☐ Parasitic Resistance Length ☐

Parasitic Resistance Width

Parasitic Resistance Model By Sub Conductor ☐

Parasitic Resistance Temperature Coefficient

XY Coordinates R ☐ C ☐ r ☐ c ☐ D ☐ M ☐ Q ☐ X ☐

Parasitic Resistance Conductor Bounding Box

Parasitic Resistance Via Bounding Box By Layer

Ignore Vias Layers Nets

Auto Substrate Stamping Off ☐

Figure 37: Quantus Netlisting Tab

```
+ AD=1e-11 AS=0 PD=1.3e-05 PS=0
+ fw=4e-06 sa=2e-06 sb=2e-06
*
*
* RESISTOR AND CAP/DIODE CARDS
*
Rd1 B#2 B#1 1257.2892 $poly_conn
Rd2 B#1 B#3 657.2891 $poly_conn
Rd3 A#1 A#2 1344.2584 $poly_conn
Rd4 A#2 A#3 744.2584 $poly_conn
Rd5 A#2 A 750.9252 $poly_conn
Rc1 B#1 B 5.0600 $metal1_conn
Rc2 net31 net31#2 5.0750 $metal1_conn
Rc3 Y Y#2 1.250e-02 $metal1_conn
Rc4 Y#2 Y#3 0.3231 $metal1_conn
Rc5 Y#3 Y#4 2.8825 $metal1_conn
Rc6 Y#3 Y#5 2.6231 $metal1_conn
Rc7 Y#1 Y#2 2.5000 $metal1_conn
Rc10 VDD!#1 VDD!#3 2.5750 $metal1_conn
Rc11 VDD!#3 VDD! 0.3279 $metal1_conn
Rc12 VDD!#2 VDD!#3 2.5000 $metal1_conn
Rc13 VSS!#1 VSS! 2.7545 $metal1_conn
*
* CAPACITOR CARDS
*
C1 net31#2 B#3 1.37762e-16
C2 VDD! 3 2.2596e-15
C3 VDD!#1 Y#5 7.27954e-17
C4 B 3 4.49589e-16
C5 VDD! B#2 1.07589e-17
C6 Y 3 1.34903e-15
C7 VSS!#1 B#3 1.73578e-16
```

Figure 38: Spice Netlist with parasitics

C19	H#1	X3_5	5.04338e-16
C20	Y#5	VDD!#2	2.6333e-17
C21	B#1	3	3.49809e-15
C22	Y#5	3	5.70444e-17
C23	B#2	X2_5	5.09926e-16
C24	Y	A#2	2.25998e-16
C25	VDD!#1	3	5.0589e-17
C26	Y#3	A#2	3.61135e-16
C27	net31	3	2.43228e-16
C28	Y#4	3	1.4031e-15
C29	net31#2	3	2.6608e-16
C30	Y#5	X3_5	4.48721e-16
C31	VDD!#2	3	4.99767e-15
C32	VSS!#1	3	1.29653e-15
C33	VDD!#1	X3_5	1.84072e-16
C34	net31#2	Y#4	2.93542e-18
C35	Y#3	3	2.85275e-15
C36	A#2	3	3.00815e-15
C37	Y#5	A#1	1.56157e-16
C38	Y#4	VDD!#2	1.27181e-16

Figure 39: Floating substrate net identification




Figure 40: Virtuoso Spice In - Input




Figure 41: Virtuoso Spice In - Output




Figure 42: Virtuoso Spice In - Device Map




Figure 43: Schematic Extracted View




Figure 44: Config view - parasitic extraction




Figure 45: Config view - parasitic extraction