

# **KISTA 1um CMOS SOI Cadence Digital Flow**

Version 0.0.2

S. Rodriguez February 7, 2024

# **Contents**

1	Introduction													
	1.1	Directory Structure	2											
2	RTL	RTL Simulation												
	2.1	RTL setup	3											
	2.2	RTL scripted simulation	4											
	2.3	View results in simvision	5											
3	Gate Level Synthesis and Simulation													
	3.1	Synthesis	6											
	3.2	Gate level simulation	7											
4	Place and Route													
	4.1	Load the design	9											
	4.2	Floorplan	10											
	4.3	Power Rings	12											
	4.4	Optional: Power Stripes	13											
	4.5	Routing Power and Ground Nets	13											
	4.6	Pin placement	14											
	4.7	Placement and Pre-CTS Optimization	15											
	4.8	Clock Tree Synthesis CTS	17											
	4.9	Route with Nanoroute	20											
	4.10	Placement of Filler Cells	23											
	4.11	Export the Design	23											
5	Post	-Layout Simulation Simulation	25											
6	Importing the design in Virtuoso													
	6.1	Importing Gate level Schematic	26											
	6.2	Importing Layout	27											
	6.3	Creating Functional View	31											
7	AMS	S Simulation in Virtuoso	31											
	7.1	Test bench preparation	34											
	7.2	Functional simulation	37											

# **List of Code Listings**

#### 1 Introduction

This manual shows how to use the Cadence Innovus digital flow and the KISTA 1um CMOS SOI PDK. This version has been tested with the following tools:

```
GENUS211 (digital synthesis)
INNOVUS181 (digital place & route)
XCELIUM1803 (digital simulation)
IC618 (Virtuoso Schematic and layout editor)
PVS161 (DRC & LVS physical verification)
```

The manual will show you step by step how to convert Verilog RTL code into a routed layout block that can be used either in an Analog-on-Top flow or Digital-on-Top flow. The example consists of a SPI slave mode 0 block that is implemented in Verilog and a testbench written in SystemVerilog. All files are included in the tar file TEST\_LIB2.tgz which is available under the PDK directory KISTA/docs/.

#### 1.1 Directory Structure

Keeping a good file structure and organization is important since there are several tools involved. First create a new directory that will contain the whole project:

```
mkdir WORKSHOP
cd WORKSHOP
```

Now create the following directories:

```
mkdir src
mkdir genus
mkdir innovus
mkdir liberty
mkdir virtuoso
mkdir sim_rtl
mkdir sim_gate
mkdir sim_postlay
```

Enter the virtuoso directory and setup it using the **install\_workdir.sh** script located under the directory /afs/ict.kth.se/proj/ektlab/PDK/KISTA/docs/install:

```
cd virtuoso
export PDK_HOME=/afs/ict.kth.se/proj/ektlab/PDK/KISTA
cp $PDK_HOME/docs/install/install_workdir.sh .
source install workdir.sh
```

At this point we can set all environment variables and paths to the Cadence tools:

```
source init_kth.sh
```

Now we need to unpack the TEST\_LIB2.tgz example project since we will reuse some files:

```
cd ..
cp $PDK_HOME/docs/install/TEST_LIB2.tgz .
tar -xzvf TEST_LIB2.tgz
```

Now, we are going to create symbolic links to useful files in the different directories. We start with the liberty timing models for the standard cells:

```
cd ..
cd liberty
ln -s ../virtuoso/models/liberty/*.lib .
```

Now we continue with links to the standard cell verilog model files:

```
cd ..
cd src
ln -s ../virtuoso/models/verilog/*.v .
```

We need to copy the Verilog RTL code and testbench in the same directory:

```
cp -s ../TEST_LIB2/src/SPI*.* .
cd ..
```

#### 2 RTL Simulation

# 2.1 RTL setup

Now go to the **sim\_rtl** directory and create a hdl.var file that contains xcelium definitions:

```
cd sim_rtl
gedit hdl.var
```

Copy the following lines, save and exit:

```
define WORK work
#include $CDSHOME/tools/inca/files/hdl.var
```

Now create the following directories:

```
mkdir work
mkdir work_lib
mkdir work_sub

Finally create a cds.lib file:

gedit cds.lib
add the following content, save, and exit:

include $CDSHOME/tools/inca/files/cds.lib
define work_lib ./work_lib
define work_sub ./work_sub
define work ./work
```

#### 2.2 RTL scripted simulation

Now you will create a **make.sh** script for loading the libraries, elaborating the design, and simulating it (You can also copy paste these example scripts. They are located under TEST\_LIB2/sim\_rtl). Create the file:

```
gedit make.sh
   Copy the following content, save and exit:

rm -rf work*/* work*/.* *.log .simvision *.dsn *.trn *.vcd wave* *.X

#load system verilog testbench and include a directory in the path

xmvlog -work work -cdslib ./cds.lib -append_log \
        -logfile xmvlog_presyn.log -errormax 15 -update -linedebug \
        -define presyn -status ../src/SPI_Master_TB.sv -incdir ../src -sv

#elaborate the projet

xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
        -logfile xmelab_presyn.log -errormax 30 -access +wc \
```

```
xmsim -cdslib ./cds.lib -logfile xmsim_presyn.log -errormax 15 -status \
   work.SPI_Master_TB:module
```

Then source the script to run the simulation. Check for warnings and errors.

-nowarn CUVWSP -nowarn SDFNCAP -status work.SPI\_Master\_TB

```
source make.sh
```

#### 2.3 View results in simvision

In most of the cases the testbench instructs the simulator to write a vcd file which includes all the saved waveforms that need to be inspected. These waveforms can be viewed with Cadence simvision. Load the vcd file:

simvision dump.vcd

Click Ok on the pop-up menu that appears during startup. Then go to the Design Browser (Left side) and select SPI\_Master\_TB. Now all the saved waveforms of this module are visible under Show contents. You can click the waveforms that you want to inspect and they will be visible in the time scope. To zoom out and fit all the waveforms in the scope, click on the = button on the right top.

You can also go inside the hierarchy and inspect waveforms from underlying blocks. For instance, click on SPI\_Slave\_UUT and all its saved waveforms will be available for selection.

As this is RTL level, there are no delays in the sequential and combinational circuits. You can confirm this by moving red the cursors BaseLine and TimeA.




Figure 1: RTL simulation




Figure 2: Synthesized Schematic in Genus

# 3 Gate Level Synthesis and Simulation

#### 3.1 Synthesis

First, go to the genus directory and copy the example tcl script for synthesis. Inspect its content:

```
cd genus
cp ../TEST_LIB2/genus_notie/synt.tcl .
more synt.tcl
```

The script load the liberty timing files and the verilog code to be synthesized. Then it creates constraints for the clock, inputs, and outputs, sets loads, etc. Finally it perform a generic synthesis, maps it to the available cells in the library, and run optimization. Note that the addition of tiehi and tielo cells are deferred to the place and route step later. The outputs including a synthesized netlist and various reports are saved under the directory genus\_output.

To run the genus:

```
genus -gui -files synt.tcl
```

Check for warnings and errors. Once the synthesis finishes, the gui will open. You can click the + button besides the Layout tab and select Schematic. This will show the schematic circuit at gate level. In the Design Browser (Left) you can inspect cells, nets, etc. You can also see timing and power reports by using the Power and Timing menus on the top.

#### 3.2 Gate level simulation

Go to the sim\_gate directory and follow the instructions in 2.1 to setup the directory (you can copy and paste these files).

Now, we will need to create a copy of the testbench and modify it so that it does not instantiates the RTL code for the SPI\_Slave.

```
cp ../src/SPI_Master_TB.sv ../src/SPI_Master_TB_synt.sv
gedit ../src/SPI_Master_TB_synt.sv
```

Comment the include for the SPI\_Slave.v. The synthesized netlist for this module will be imported separately in the make.sh file.

```
`timescale 1ns/1ps
`include "SPI_Master.v"
//`include "SPI_Slave.v"
```

Then you need to create a new make.sh file that loads the Verilog models for the standard cells, the synthesized Verilog netlist, the testbench, and run the simulation. You can modify the make.sh that you wrote previously so that the following content is present:




Figure 3: Gate Simulation without delays

```
-define presyn -status ../src/SPI_Master_TB_synt.sv -incdir ../src \
    -incdir ../genus/genus_output -sv

#elaborate the projet

xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
    -logfile xmelab_postsyn.log -errormax 30 -access +wc \
    -nowarn CUVWSP -nowarn SDFNCAP -status work.SPI_Master_TB

xmsim -cdslib ./cds.lib -logfile xmsim_postsyn.log \
    -errormax 15 -status work.SPI_Master_TB:module
```

Finally source the script to run the simulation. Check for warnings and errors.

```
source make.sh
```

Open simvision to check the waveforms. Note that KISTA\_SOI\_STDLIB2\_ECSM\_TT.v does not contain gate delays, but only placeholders for sdf backannotation. If you want to include the intrinsic gate delays, you need to use instead the verilog model file KISTA\_SOI\_STDLIB2\_ECSM\_TT\_del.v

```
simvision dump.vcd
```




Figure 4: Gate Simulation with delays

#### 4 Place and Route

#### 4.1 Load the design

Go to the innovus directory and start innovus. Note that you should not use innovus & since the terminal needs to be used by innovus for TCL commands.

cd innovus

Once innovus starts write the following command to set some global parameters:

```
setDesignMode -process 250
```

Now, go to File -> Design Import and fill the required fields as shown below. The Verilog file is taken from the genus/genus\_output directory. We will use the LEF flow, so you have to check LEF Files. The 2 files are located under virtuoso/kista\_soi\_stdlib2\_files/lef. Make sure that the LEF tech file is added before the LEF macro file.

In the "Power Nets" field write VDD! and in "Ground Nets" write VSS!. You need to load a MMMC View Definition File which contains information about corners, captables, constraints, and analysis. You can create a new configuration by clicking on Create Analysis Configuration, or use the example file




Figure 5: Selection of LEF files

MMMC\_KISTA\_only\_typical.view located under virtuoso/kista\_soi\_stdlib2\_files/innovus\_scripts. Note that this example only creates a functional view for typical corners. Fig. 6 shows how the configuration should look. Press OK.

Check for errors and warnings.

Now connect the global nets:

```
clearGlobalNets
globalNetConnect VSS! -type pgpin -pin VSS!
    -instanceBasename * -hierarchicalInstance {}
globalNetConnect VDD! -type pgpin -pin VDD!
    -instanceBasename * -hierarchicalInstance {}
```

Click on "File -> Save...", Data type "Innovus", write "SPI\_Slave\_loaded" as file name. Then click on "OK".

#### 4.2 Floorplan

Go to Floorplan -> Specify Floorplan

Here there are several parameters that can be changed such as the aspect ratio, core utilization, and margins. A good floorplan is extremely important in




Figure 6: Design Import configuration

order for the routing tools to do a good job. A poor floor plan typically results in DRC violations.

Change the Ratio (H/W) to 0.5 and the Core Utilization to 0.6. Note that small designs have a rather poor core utilization since stripes and routing will take considerable space.

The core margins need to be defined. Here is is necessary to leave space for wide power and ground rings. The margins depend on the width of these tracks which are defined by the maximum power consumption and metal current densities. We will write 32.0 to all sides. The final configuration is



Figure 7: Floorplan configuration

shown in fig. 7. Press OK and save the design as SPI\_Slave\_loaded\_floorplan.

# 4.3 Power Rings

Go to Power->Power Planning->Add Ring. Open the Net(s) folder and select the VSS! and VDD! nets. Then change the ring configuration. Change the widths of the metal tracks depending on the maximum current density that is expected in this design (the output power can be extracted from genus, check max current densities for this process in the PDK manual, and take a generous margins in order to avoid electromigration problems). We will set all Widths to 12, Spacings to 2, and Offsets to at least 4 (recommended 6 for Top and Bottom!). Click on "Update" and spacings will be automatically calculated from the technology files. Press OK and you will see that power rings have been added to the layout (you may need to click on the Floorplan view or Physical view button on the toolbar at the top right corner)




Figure 8: Configuration for Adding Rings

### 4.4 Optional: Power Stripes

Go to Power->Power Planning -> Add Stripe

Open the folder and select the gnd and vdd nets. Then change Layer to M2 and the direction to Vertical. Change also the width. The "Set Pattern", "Stripe Boundary" and "First/Last Stripe" fields offer different alternatives to place the strips. For instance, use "Number of sets: 2". Then in "First/Last Stripe" select "Start from: left" and the Relative from core or selected area "Start: 400" and "Stop: 400" as shown in Fig. 10.

# 4.5 Routing Power and Ground Nets

Go to Route-> Special Route and select the VDD! and VSS! nets. Leave the other options as shown in Fig. 11, and press OK. the VDD! and VSS! nets will be connected to the power ring as shown in Fig. 12. If you use power stripes, then click on the "Via Generation" tab and select "Stripe" in the "Make Via Connections To:" section.




Figure 9: Power Rings

This is a good time to go to Verify->DRC and run a basic DRC check. Save the design as SPI\_Slave\_loaded\_floorplan\_power.

#### 4.6 Pin placement

Go to Edit->Pin Editor. Here you can select the pins or arrays individually or in groups (use Ctrl + left click). You can also select any suitable option in the Location group. This will enable the Side/Edge drop-down menu. Here you can select in which side of the block you want to put the pin or pins, etc. You can also select the metal layer for the pin. The options Starting X/Y, spacing, and other parameters should be configured depending on the option that was chosen for Location.

Start by placing all SPI\_\* pins on the top. First, select the pins. Then Select "Top" in the "Side/Edge" drop-down menu. Select Metal3 in "Layer". In the Location options select "Spread", and in "Spread Type" select "From Center". Change "Spacing" to 12.0. The form should look like Fig. 13. Press "Apply" and you will see in the layout that these pins have been placed on the top. Place the rest of the pins at the bottom.

Save the design as SPI\_Slave\_loaded\_power\_pin.




Figure 10: Configuration for Adding Stripes

# 4.7 Placement and Pre-CTS Optimization

Go to Tools->Set Mode->Mode Setup and select "Placement" under "List of Modes". Make sure that the following options in Fig. 15 are enabled/disabled. In particular check that the placement is Timing Driven, and that Place IO Pins is disabled. Press Apply.

Then select "TieHiLo" and click on "Select" and select the TIEHI and TIELO cells. Enable Maximum Fanout and set it to 10. The configuration should look as in fig. 16. Press Apply, and then OK.

Now you can place the standard cells:

```
place_opt_design
```

Check the log including the timing summary. Then check for placement violations:

checkPlace



Figure 11: SRoute configuration

Now you can see the cells placed and pre-routed in the Physical View (Fig. 17).

Note: At this point if you run Verify -> DRC, there will be violations since the early Global autorouter is used during the placement trials.

Now, add the TIEHI and TIELO cells. Go to Place -> Tie HI/LO cell -> Add and make sure that the form looks like Fig. 18. Press OK, and check in the log how many Tie Cells have been added.

Select Timing->Report Timing and check "Pre-CTS". Run the timing checks only for Setup. If there are violations, then it is needed to run Timing Optimization: Eco->Optimize Design... Check timing again after optimization.

At this point if desired it is possible to check a summary for the worst path:

report\_timing

A graphical tool to see the timing of the paths can be invoked by: Timing -> Debug Timing. Save the design as: SPI\_Slave\_loaded\_floorplan\_power\_pin\_placed.




Figure 12: Routing of VDD! and GND!

#### 4.8 Clock Tree Synthesis CTS

Before creating the clock tree, we need to do a manual setup in innovus. Go to Tools -> Set Mode -> Mode Setup. Select the Route/EM tab and make sure that the "Top Preferred Layer" for Non-Leaf nets and Leaf nets is Metal3 and also that "Bottom Preferred Layer" is Metal1 (Fig. 19). Press Apply and OK.

First create a ccopt spec fila and source it:

```
create_ccopt_clock_tree_spec -file ccopt_native.spec
source ccopt_native.spec
```

Select the inverter and buffer cells that will be used in the clock tree:

```
set_ccopt_mode -cts_inverter_cells { INVX1 INVX2 INVX3 INVX4 }
set_ccopt_mode -cts_buffer_cells { BUFX2 BUFX3 BUFX4 BUFX8 }
```

Now create the clock tree:

```
ccopt_design -cts
```

Check the timings for setup:

```
timeDesign -postCTS
```




Figure 13: Pin configuration

If there are setup violations, you can run:

```
optDesign -postCTS
```

Check the timings for hold:

```
timeDesign -postCTS -hold
```

and optimize it if needed. (Maybe not all will be fixed in these steps. That is Ok, as the remaining will be fixed in global routing )




Figure 14: Pin placement layout



Figure 15: Standard Cell Placement Options

optDesign -postCTS -hold




Figure 16: TieHiLo Options




Figure 17: Standard cell placement

You can visually inspect the clock by selecting Clock -> CCOpt Clock Tree Debugger. Save the design as: SPI\_Slave\_loaded\_floorplan\_power\_pin\_placed\_cts.

#### 4.9 Route with Nanoroute

We do some settings first:




Figure 18: Add Tie HI/LO




Figure 19: CTS options

setAnalysisMode -analysisType onChipVariation -cppr both
setOptMode -fixDrc true

Then go to Route-> NanoRoute -> Route and make sure that the form looks like Fig. 20

After the router finishes, go to Verify -> DRC and Verify -> Connectivity. You can run the ECO -> Optimization to try to correct DRCs (Fig. 21). Click on SI Options and make sure that "Fix DRC" is selected.

After you have checked that the design does not have DRC/Connectivity



Figure 20: Nanoroute options



Figure 21: ECO optimizer options

violations, you can check timings:

```
timeDesign -postRoute
timeDesign -postRoute -hold
```

Run setup and hold optimization simultaneously to fix any remaining timing violations:

```
optDesign -postRoute -setup -hold

Check for DRC/Connectivity and save the design as:
SPI_Slave__floorplan_power_pin_placed_cts_routed
```

#### 4.10 Placement of Filler Cells

Places that are not used by standard cells can be filled with decoupling capacitors and empty fillers:

```
setFillerMode -add_fillers_with_drc false
addFiller -prefix FILLCAP -cell DECAP4 DECAP3 DECAP2
addFiller -prefix FILL -cell FILL4 FILL2 FILL1
```

Check the added cells:

```
pdi report_design
```

Run a last DRC and connectivity check and save the design as: SPI\_Slave\_\_floorplan\_power\_pin\_placed\_cts\_routed\_final

# 4.11 Export the Design

First you will export the routed netlist. There are at least 2 netlists that are needed. The first netlist does not contain decoupling capacitors and will be used for post-layout simulation. Another list includes the decoupling capacitors and will be used for LVS in virtuoso:

```
saveNetlist output/design_pnr.v
saveNetlist output/design_pnr_cap.v -includePhysicalCell
{ DECAP4 DECAP3 DECAP2}
```

Now the physical implementation will be exported. Go to Save-> GDS/OASIS. Fill the output name of the gds file, and provide a layer mapping file. Note that this mapping file is not exactly the one used in Virtuoso, but one created for innovus. The mapping file is located at:




Figure 22: Final routed layout




Figure 23: GDS export form

virtuoso/kista\_soi\_stdlib\_files/lef/kista\_1um\_innovus\_lef\_flow.map

Make sure that "Structure Name", "Uniquify Cell Names", and "Write abstract information for LEF Macros" are checked as shown in Fig. 23.

To export timing information we use the following:

```
extractRC
rcOut -spf output/typ.spf -rc_corner typ_rc
```

To see what analysis views are available:

```
all_hold_analysis_views
all_setup_analysis_views
```

Innovus will answer the available analysis modes, which in this case is only one: typ\_functional\_mode. We will export the delays for this mode so that they can be annotated during post-layout simulation.

```
write_sdf -view typ_functional_mode "output/typ_functional_1_8V_25C.sdf"
```

# 5 Post-Layout Simulation Simulation

Go to the sim\_postlay directory and follow the instructions in 2.1 to setup the directory (you can copy and paste these files). Now, we will need to create a copy of the testbench and modify it so that it does not instantiates the RTL code for the SPI\_Slave.

```
cp ../src/SPI_Master_TB.sv ../src/SPI_Master_TB_pnr.sv
gedit ../src/SPI_Master_TB_pnr.sv
```

Comment the include for the SPI\_Slave.v. The placed and routed netlist for this module will be imported separately in the make.sh file.

```
`timescale 1ns/1ps
`include "SPI_Master.v"
//`include "SPI_Slave.v"
```

Before "endmodule" copy the following code:

```
initial begin
```

```
$sdf_annotate ("../innovus/output/typ_functional_1_8V_25C.sdf", SPI_Slave_UUT
end
```

This will annotate the interconnection delays extracted by innovus.

Then you need to create a new make.sh file that loads the Verilog models for the standard cells, the synthesized Verilog netlist, the testbench, and run the simulation. You can reuse most of the make.sh that was used for gate simulation. The following content needs to be included:

```
rm -rf work*/* work*/.* *.log .simvision *.dsn *.trn *.vcd wave* *.X
#load verilog standard cell library
xmvlog -work work_lib -cdslib ./cds.lib -logfile xmvlog_postlay.log \
        -errormax 15 -update -linedebug -status -define DISPLAY_PD_PU_EN \
        ../src/KISTA_SOI_STDLIB2_ECSM_TT_del.v
#load genus synthesized code for the target block
xmvlog -work work_sub -cdslib ./cds.lib -append_log \
       -logfile xmvlog_postlay.log -errormax 15 -update -linedebug \
       -status ../innovus/output/design_pnr.v
#load system verilog testbench and include a directory in the path
xmvlog -work work -cdslib ./cds.lib -append_log \
    -logfile xmvlog_postlay.log -errormax 15 -update -linedebug \
    -define presyn -status ../src/SPI_Master_TB_pnr.sv -incdir ../src -sv
#elaborate the projet
xmelab -work work -cdslib ./cds.lib -timescale '1ns/1ps' \
    -logfile xmelab_postlay.log -errormax 30 -access +wc \
    -nowarn CUVWSP -nowarn SDFNCAP -status work.SPI_Master_TB
xmsim -cdslib ./cds.lib -logfile xmsim_postlay.log \usepackage{} -errormax 15
  Run the script:
source make.sh
  To check the waveforms:
simvision dump.vcd
```

# 6 Importing the design in Virtuoso

# 6.1 Importing Gate level Schematic

Go to the virtuoso directory and start virtuoso.

cd virtuoso virtuoso &




Figure 24: Post-layout simulation

Select Tools -> Library Manager. In the library manager click File -> New -> Library and write SPI\_SLAVE in the Name field. Press OK. Then select "Attach to and existing technology library" and select KISTA\_SOI\_STDLIB\_40\_4\_TECH. Press OK.

Now go to the CIW window and select File->Import Verilog. In "Verilog Files to Import" select the file place and routed netlist which includes capacitors. It is located under innovus/output/design\_pnr\_cap.v Change the target library to SPI\_SLAVE. Add the reference libraries used in your design separated by a space (in this case it was only KISTA\_SOI\_STDLIB2). The other options do not need to be changed. The form should look like Fig. 25

Open the schematic, and inspect its content (Fig. 26). It includes gates and decoupling capacitors:

# 6.2 Importing Layout

To import the layout go to the CIW->Import-> Stream. In "Stream File" select the gds file created in innovus. Select the target Library SPI\_SLAVE. Also provide the layer map file for importing the gds. this one is available under pvs/kista\_1u.layermap.

Then go to More Options. Here you need to add a Ref Lib File Name. This is just a text file with a list of the names of the reference libraries. To create this file click on the pencil/paper besides "Ref Lib File Name" and select the KISTA\_SOI\_STDLIB2 and click on "Save and Exit" (Fig. 27). Give it a name myref.reflib.




Figure 25: Import Verilog form

Finally check the "Replace [] with <>" to match bus pins in schematic. The form "More Options" should look like Fig. 28.




Figure 26: Imported schematic

The form for Xtream In should look like: (Fig. 29). Press Translate. A layout view will be created. Open the layout view, and press shift+f to see all the hierarchies (Fig. 40).

Now schematic, layout, and symbol views will be avaliable for the SPI\_Slave cell in the SPI\_SLAVE library.

Go to PVS -> Run DRC. In "Run Directory" select a directory intended for drc processing. Create a "drc\_run" directory if you don't have one. Do not leave this field empty since many intermediate files from the drc will populate the virtuoso directory! The configuration for Rules and Input look like Fig. 31 and Fig. 32. Press submit and check for DRC violations.

Go to PVS -> Run LVS. In "Run Directory" select a directory intended for lvs processing. Create a "lvs\_run" directory if you don't have one. Do not leave this field empty since many intermediate files from the lvs will populate the virtuoso directory! The configuration for Rules and Input look like Fig. 33 and Fig. 34. Press submit and check for LVS mismatches.

The design should not have any DRC and LVS since they were checked in innovus; however, it is necessary to cross-check with PVS.



Figure 27: Creation of reference library file



Figure 28: Form More Options




Figure 29: Creation of reference library file

#### 6.3 Creating Functional View

For completeness, you can create a functional view by importing the RTL Verilog code. This will make possible to simulate the cell in a mixed signal environment. Go to the CIW and select File -> Import -> Verilog and import the original RTL Verilog code for the SPI Slave. Select SPI\_SLAVE as Target Library and leave the other options as default (Fig. 36). Press OK, and check that the functional view is available in the Library Manager.

# 7 AMS Simulation in Virtuoso

Digital blocks imported in virtuoso will almost always be connected to analog and digital blocks. The resulting schematics need to be verified at different levels of abstraction. This section explain how to simulate the imported digital




Figure 30: Imported Layout



Figure 31: PVS DRC Rules form

block at functional, gate level, parasitic-extracted delay-annotated level.



Figure 32: PVS DRC Input form



Figure 33: PVS LVS Rules form




Figure 34: PVS LVS Input form



Figure 35: LVS results

# 7.1 Test bench preparation

First, create a library SPI\_SLAVE\_STIMULUS and import a modified version of the verilog testbench as a new digital block called SPI\_stimulus. Like in the RTL, gate level, and post-layout simulation, this block will provide all the stimulus to drive the SPI\_Slave and also will read its outputs. Accordingly Modifications from the original testbench should in principle only include the addition of input and output ports to the registers and wires that connect to the instantiated SPI\_Slave.

Next, create a test bench schematic SPI\_stimulus\_TB and instantiate a




Figure 36: Importing RTL Verilog

#### SPI\_Slave block (Fig. 37).

An important detail for AMS simulation is that there most exist both analog and digital circuits in the netlist. Add at least one analog component to the schematic (a resistor connected to ground, for instance).

In addition, it is needed to add DC power supplies for VDD and VSS in the digital circuit. In typical applications, analog and digital power supplies need to be separated, or different digital blocks need to be powered at different voltages. Therefore, it is very common to require different names for the global nets VDD! and VSS! used internally in each digital block. This is easily




Figure 37: Test bench including stimulus block




Figure 38: Changing VDD and VSS names using netSet

done by clicking on the digital block and opening its properties (press q). In the pop-up window click on Add and provide the name of the net to change which in this case is VDD or VSS, in the Type combo select netSet, and in Value type the new name of the net in the schematic that is connected to power and ground (Fig. 38). In this example the names of labels are vddd and gndd (the extra d for digital). Note that a DC voltage source of 0V is used for the ground. This is necessary because it is not allowed to label a net connected to the ground symbol.




Figure 39: Creation of a config view

#### 7.2 Functional simulation

Open the library manager, select the SPI\_stimulus\_TB and then go to File->New->Cell View. Then in the pop-up dialog select config and click OK (Fig. 39).

A new configuration window will pop-up. In the View field select schematic, and then click on Use Template and select AMS (Fig. 40). Finally a window with the new config view will appear. You need to close this window and open it again by double clicking it in the library manager. Then a new window will appear (Fig. 41). Make sure that both config and schematic options are set to Yes. When you click OK, both config and schematic views will open.

In the config view change the View List field to "functional spectre symbol" and recompile the hierarchy by clicking on the button showing an arrow pointing up in the toolbar

Now in the schematic go to the menu and click on Launch->ADE XL and create a new view. Then in the Data View section double click on Tests and select "Click to Add test". In the pop-up dialog that appears make sure that the cell name is SPI\_stimulus\_TB and that the View Name is config Fig. 43.

The ADE XL Test Editor window appears. In this window we will configure the simulation options. First go to Setup -> Simulator and select "ams". Then go to Setup -> High-performance/Parasitic reduction and select APS. In APS Options check the option Use ++aps. Next, go to Setup -> Model Libraries and add the spectre models which are available at models/spectre/kth/KTH\_P20\_FET\_v1.scs (Fig. 44). Now go to Setup -> Connect Rules/IE Setup and make sure that Connect Rule/Connect Module Based




Figure 40: Config view - Template




Figure 41: Config view - opening both schematic and config

Setup is selected. In the drop-down menu select connectLib.ConnRules\_18V\_full\_fast (Fig. 45). Finally go to Simulation -> Options -> AMS Simulator. In the Main tab click on "Include Option Settings" and add the library KISTA\_SOI\_STDLIB2\_ECSM\_TT\_del.v (Fig. 46). Now go to Outputs -> To Be Plotted -> Select on Design and select all the digital wires and buses. Buses should be added as bundles. Finally go to Analyses -> Choose and select tran, write 60u in Stop Time, and select "liberal" in Accuracy Defaults. After clicking OK, the ADE XL Test Editor should look like Fig. 47. Close the window and come back to the ADE XL window which should look like Fig. 48.

Click the run button (Play button, green color). The simulator will start by generating the netlist and then running the transient. As soos as the transient is finished, the results will be available. Check the log as it contains imporant information. In partiular, the stimulus block has some verilog code that checks the input/output signals of the SPI\_slave block and prints messages in the log telling if the transmitted/received bytes match (OK) or if there are ERRORs. When doing verification this method is typically more useful than looking into




Figure 42: functional view configuration




Figure 43: Creation of the test in ADE XL




Figure 44: Addition of spectre models

the time plots. When debugging a digital circuit, on the other hand, it is much more useful to see the signals. Click on the "Plot All" button in the Results



Figure 45: Configuration of Connect Rules




Figure 46: Including standard cell verilog library

tab (a small plot icon in red white and blue) and all the selected signals will be plotted.




Figure 47: ADE XL Editor configuration




Figure 48: ADE XL Editor configuration

<u>F</u> ile	<u>E</u> dit	<u>V</u> iew	<u>H</u> elp								Ca	a d e	n c
(	gmin	= 1 ps	3										$\neg$
Outp	ut an	d IC/r	nodeset										
			save	1	(v	olta	ge)						
								_		,			
1	tran:	time	= 2.038	us	(3.4	%),	step	= 8	19.2	ns (	1.3/	%)	
			= 5.638		*	%),	step	= 1	.2 u	S	(2	%)	
		,	Receiv										
			Receive			n. l	-+			_	/0	۰.۱	
			= 8.038								(2		
			= 11.64 Receive			76),	step	= 1	. 2 u	S	(2	76)	
			Receive										
			= 14.04			9: \	eten	_ 1	2		(2	9:1	
			= 17.64		(29.4						(2		
	tran:	time	= 20.04	us	(23.4	۰), «۱	eten	- 1	. 2 u		(2		
			Receive			٠,,	асер	- '	. z u	•	(2	٠,	
			Receive										
			= 23.64			96.)	sten	= 1	2 11	e	(2	%)	
			= 26.04								(2		
			Receive			٠,,	осор				(-	,	
			Receive										
			= 29.64			%).	step	= 1	.2 u	s	(2	%)	
+	tran:	time	= 32.04	us	(53.4	%).	step	= 1	.2 u	S	(2		
			Receiv			-,,					,-	-/	
Sent	MISO	0x1d,	Receive	ed 0x1d	OK								
1	tran:	time	= 35.64	us	(59.4	%),	step	= 1	.2 u	s	(2	%)	
1	tran:	time	= 35.64 = 38.04	us	(63.4	%),	step	= 1	.2 u	s	(2	%)	
			Receive										
Sent	MISO	0x83,	Receiv	ed 0x83	OK								
1	tran:	time	= 41.64	us	(69.4	%),	step	= 1	.2 u	S	(2	%)	
			= 44.04								(2	%)	
			Receiv										
			Receiv										
			= 47.64								(2		
			= 50.04		(83.4						(2	,	
			= 53.64								(2		
			= 56.04		(93.4	%),	step	= 1	.2 u	S	(2	%)	
1	tran:	time	= 59.22	us	(98.7	%),	step	= 7	80.9	ns	(1.3	%)	

Figure 49: Simulation log




Figure 50: Functional simulation signals