{"payload":{"header_redesign_enabled":false,"results":[{"id":"400250229","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"SexySparrow/RISC_V","hl_trunc_description":"RISC-V CPU arhitecture ","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":400250229,"name":"RISC_V","owner_id":30392634,"owner_login":"SexySparrow","updated_at":"2021-11-02T11:15:41.210Z","has_issues":true}},"sponsorable":false,"topics":["verilog","risc-v","cpu-architecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASexySparrow%252FRISC_V%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/SexySparrow/RISC_V/star":{"post":"NtPRzCfax86qGLInqz0EQ18Z3k3Bi8q4r8D8BoGsEoFtUJHR9rJrYP629l1Wi3KeLXPhzEI7CGKiZkwU2fMPiA"},"/SexySparrow/RISC_V/unstar":{"post":"ex5w4RShh05xpnbT4inZqC_RLAq3FD3ISfSCXnZmXz3iJNCD__3d-ncFR2jHA4NbMVR8fQEUPZkar1-ySwZdVw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"3aqxF9YtUVqasMXmyZ0PNNvQZe5d5LbcO35dwIJlLjT9MvzwPorcXbgg0UkifuMsksLLT6O3ExfYtu11DPvT-w"}}},"title":"Repository search results"}