

HOMEWORK II - REPORT Şeyma ÇALIŞKAN Intern at GSTL

Introduction

This report presents the design and verification of a 16-bit multiplier using various modules such as Partial Product Generator (PPG), Partial Product Accumulator (PPA), 4:2 Compressor, and Ripple Carry Adder (RCA). The implementation follows the Wallace Tree structure for efficient accumulation of partial products and is synthesized using OpenLane.

Multiplier Architecture

The multiplier consists of the following components:

- **PPG** (**Partial Product Generator**): Generates 16 partial products from the 16-bit multiplicand (X) and multiplier (Y).
- **4:2 Compressor:** Used to reduce the number of partial products in Wallace Tree.
- **PPA** (**Partial Product Accumulator**): Accumulates the partial products using the compressor.
- RCA (Ripple Carry Adder): Final adder stage to compute the product.

Design and Implementation


1) Partial Product Generator (PPG)

The PPG.v module generates the partial products by AND-ing each bit of the multiplier with the multiplicand.

OpenLane Synthesis

- The design was synthesized using OpenLane.
- The resulting netlist and gate-level schematic were obtained.
- Observations: The circuit consists mainly of AND gates and buffers.

Dot Schematics:




Behavioral Simulation (Icarus Verilog)

- A testbench was written to verify the correctness.
- Inputs were generated using the equation:

For
$$0 \le i \le 10$$
, $\{X, Y\} = ((Student ID number+i) mod $2^{32})_2$$

• The simulation results matched the expected outputs.

Behavioral Simulation Results:





2) 4:2 Compressor


Verilog Code Implementation

The Compressor_42.v module adds five 32-bit inputs (X1, X2, X3, X4, Cin) and produces three 32-bit outputs (CARRY, SUM, Cout).

OpenLane Synthesis

- The synthesized netlist confirmed that adders and multiplexers were used.
- Gate-level representation was examined.

Dot Schematics:




Behavioral Simulation

- A testbench was created.
- Inputs were generated using:

```
For 0 \le i \le 10, 1 \le j \le 4, x_j = ((Student ID number + i + j) mod <math>2^{32})_2
For 0 \le i \le 10, c_{in} = ((Student ID number + i + 5) mod <math>2^{32})_2
```

Waveforms verified that the compressor worked as expected.

Behaveriol Design Results




3) Partial Product Accumulator (PPA)

Verilog Code Implementation

The PPA.v module accumulates the partial products using Compressor_42.v as a submodule.

The structure of the requested PPA modüle:




Wallece Tree Structure

A basic 4:2 compressor circuit

OpenLane Synthesis

- The synthesized circuit included compressors and buffers.
- The hierarchy dot schematic was examined.

Dot Schematics:




Behavioral Simulation

- A testbench was created.
- Inputs were generated using:

For $0 \le i \le 10$, $0 \le j \le 15$, $PP_j = ((Student\ ID\ number + i + j)\ mod\ 2^{32})_2$

• The simulation confirmed that the partial product accumulation was correct.

Behavioral Simulation Results:




4) Ripple Carry Adder (RCA)

Verilog Code Implementation

The RCA.v module implements an n-bit ripple carry adder for the final stage.

OpenLane Synthesis

• The post-technology schematic showed the use of full adders and buffers.






Behavioral Simulation

- A testbench was created.
- Inputs were generated using:

```
For 0 \le i \le 10, x = ((Student ID number + i + 6) mod <math>2^{32})_2
For 0 \le i \le 10, y = ((Student ID number + i + 7) mod <math>2^{32})_2
```

• The simulation confirmed the correctness of the addition.

Behavioral Simulation Results:



5) Multiplier (MUL)


Verilog Code Implementation

The MUL.v module integrates PPG.v, PPA.v, and RCA.v.

OpenLane Synthesis

- The final synthesized design showed a hierarchical structure.
- The netlist confirmed the correct instantiation of submodules.

Dot Schematics:



The output of the module in the console:

```
dumpfile MUL_tb.vcd opened for output.
                                      0, expected result=
               0, result =
    2,
            1235, result =
                                  2470, expected result=
         = 12373, result =
                                 12373, expected result=
   10,
             151, result =
                                  1510, expected result=
       Χ
         =
1000.
            1235, result =
                               1235000, expected result=
                                                              1235000
       χ
         =
           12373, result =
                             150171101, expected result=
                                                            150171101
                                      6, expected result=
       Χ
               2, result =
                                                                    6
       Х
              18,
                  result =
                                   126, expected result=
                                                                  126
       χ
         =
                  result =
                                    57, expected result=
                                                                   57
              19,
12324
         =
               2,
                                 24648, expected result=
                  result =
                                                                24648
            4095,
                              16769025, expected result=
                                                             16769025
                  result =
```

Simulation Results:

iVerilog

Signals	Waves										
Time) 100	ns 200	ns 300	ns 400	ns 500	ns 600	ns 700	ns 800	ns 900	ns 1	us 1
X[15:0]	0	1235	12373	151	1235	12373	2	18	19	2	4095
Y[15:0]	1	2	1	10	1000	12137	3	7	3	12324	4095
k	0	2470	12373	1510	1235000	150171101	6	126	57	24648	16769025
result[31:0]	0	2470	12373	1510	1235000	150171101	6	126	57	24648	16769025

Vivado

Name	Value	0.000 ns		200.000 ns	<u> </u>	400.000 ns	<u> </u>	600.000 ns	L	800.000 ns	
> W X[15:0]	4095	0	1235	12373	151	1235	12373	2	18	19	2
> 🕨 Y[15:0]	4095	1	2	1	10	1000	12137	3	7	3	12324
> W result[31:0]	16769025	0	2470	12373	1510	1235000	150171101	6	126	57	24648
> W k[31:0]	16769025	0	2470	12373	1510	1235000	150171101	6	126	57	24648

Results and Analysis

- **PPG:** Successfully generated 16 partial products.
- Compressor 4:2: Efficiently reduced partial products in Wallace Tree.
- **PPA:** Accumulated partial products correctly.
- **RCA:** Final addition stage produced correct results.
- Multiplier (MUL): Full 16-bit multiplication was successfully implemented and verified.

Conclusion

This report presented the design and verification of a 16-bit multiplier using a structured hierarchy of PPG, PPA, and RCA. The Wallace Tree structure was effectively used to speed up accumulation. The design was synthesized in OpenLane and verified using Icarus Verilog. The simulation results confirmed the correctness of the implementation.

References

- Hardware algorithms for arithmetic modules, http://www.aoki.ecei.tohoku.ac.jp/arith/mg/algorithm.html#ppa
 Shirshendu Roy, "Alternative Techniques for Partial Product Accumulation",
- 2. Shirshendu Roy, "Alternative Techniques for Partial Product Accumulation", https://digitalsystemdesign.in/alternative-techniques-for-partial-product-accumulation/