

## **HOMEWORK II - REPORT**

**Şeyma ÇALIŞKAN**

**Intern at GSTL**

# Introduction

This report presents the design and verification of a 16-bit multiplier using various modules such as **Partial Product Generator (PPG)**, **Partial Product Accumulator (PPA)**, **4:2 Compressor**, and **Ripple Carry Adder (RCA)**. The implementation follows the Wallace Tree structure for efficient accumulation of partial products and is synthesized using OpenLane.

## Multiplier Architecture

The multiplier consists of the following components:

- **PPG (Partial Product Generator):** Generates 16 partial products from the 16-bit multiplicand (X) and multiplier (Y).
- **4:2 Compressor:** Used to reduce the number of partial products in Wallace Tree.
- **PPA (Partial Product Accumulator):** Accumulates the partial products using the compressor.
- **RCA (Ripple Carry Adder):** Final adder stage to compute the product.

## Design and Implementation


### 1) Partial Product Generator (PPG)

The `PPG.v` module generates the partial products by AND-ing each bit of the multiplier with the multiplicand.

### OpenLane Synthesis

- The design was synthesized using OpenLane.
- The resulting netlist and gate-level schematic were obtained.
- Observations: The circuit consists mainly of AND gates and buffers.

## Dot Schematics:





## Behavioral Simulation (Icarus Verilog)

- A testbench was written to verify the correctness.
- Inputs were generated using the equation:

$$\text{For } 0 \leq i \leq 10, \{X, Y\} = ((\text{Student ID number} + i) \bmod 2^{32})_2$$

- The simulation results matched the expected outputs.

## Behavioral Simulation Results:



## 2) 4:2 Compressor


### Verilog Code Implementation

The Compressor\_42.v module adds five 32-bit inputs (X1, X2, X3, X4, Cin) and produces three 32-bit outputs (CARRY, SUM, Cout).

### OpenLane Synthesis

- The synthesized netlist confirmed that adders and multiplexers were used.
- Gate-level representation was examined.

### Dot Schematics:



## Behavioral Simulation


- A testbench was created.
- Inputs were generated using:

$$\text{For } 0 \leq i \leq 10, 1 \leq j \leq 4, x_j = ((\text{Student ID number} + i + j) \bmod 2^{32})_2$$

$$\text{For } 0 \leq i \leq 10, c_{in} = ((\text{Student ID number} + i + 5) \bmod 2^{32})_2$$

- Waveforms verified that the compressor worked as expected.

## Behavioral Design Results




## 3) Partial Product Accumulator (PPA)


### Verilog Code Implementation

The PPA.v module accumulates the partial products using Compressor\_42.v as a submodule.

The structure of the requested PPA module:



Wallace Tree Structure




A basic 4:2 compressor circuit

## OpenLane Synthesis

- The synthesized circuit included compressors and buffers.
- The hierarchy dot schematic was examined.

## Dot Schematics:

Engine: dot Format: svg ☐ Show raw output Download Share



## Behavioral Simulation

- A testbench was created.
- Inputs were generated using:

For  $0 \leq i \leq 10$ ,  $0 \leq j \leq 15$ ,  $PP_j = ((\text{Student ID number} + i + j) \bmod 2^{32})_2$

- The simulation confirmed that the partial product accumulation was correct.

## Behavioral Simulation Results:

Signals	Waves										
Time	0	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns	1 us
i = 0	0	1	2	3	4	5	6	7	8	9	10
PP0[31:0] =	2010219063	2010219064	2010219065	2010219066	2010219067	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073
PP1[31:0] =	2010219064	2010219065	2010219066	2010219067	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074
PP2[31:0] =	2010219065	2010219066	2010219067	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075
PP3[31:0] =	2010219066	2010219067	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076
PP4[31:0] =	2010219067	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077
PP5[31:0] =	2010219068	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078
PP6[31:0] =	2010219069	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079
PP7[31:0] =	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080
PP8[31:0] =	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081
PP9[31:0] =	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082
PP10[31:0] =	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083
PP11[31:0] =	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083	2010219084
PP12[31:0] =	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083	2010219084	2010219085
PP13[31:0] =	2010219076	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083	2010219084	2010219085	2010219086
PP14[31:0] =	2010219077	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083	2010219084	2010219085	2010219086	2010219087
PP15[31:0] =	2010219078	2010219079	2010219080	2010219081	2010219082	2010219083	2010219084	2010219085	2010219086	2010219087	2010219088
COUT[31:0] =	0										
CARRY[31:0] =	0										
SUM[31:0] =	2098734063	2098734079	2098734095	2098734111	2098734127	2098734143	2098734159	2098734175	2098734191	2098734207	2098734223


## 4) Ripple Carry Adder (RCA)

### Verilog Code Implementation

The RCA.v module implements an n-bit ripple carry adder for the final stage.

### OpenLane Synthesis

- The post-technology schematic showed the use of full adders and buffers.



## Behavioral Simulation

- A testbench was created.
- Inputs were generated using:

For  $0 \leq i \leq 10$ ,  $x = ((\text{Student ID number} + i + 6) \bmod 2^{32})_2$

For  $0 \leq i \leq 10$ ,  $y = ((\text{Student ID number} + i + 7) \bmod 2^{32})_2$

- The simulation confirmed the correctness of the addition.

## Behavioral Simulation Results:

Signals	Waves										
Time	0	100 ns	200 ns	300 ns	400 ns	500 ns	600 ns	700 ns	800 ns	900 ns	1 us
CIN											
COUT											
X[31:0]	2010219068	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079
Y[31:0]	2010219070	2010219071	2010219072	2010219073	2010219074	2010219075	2010219076	2010219077	2010219078	2010219079	2010219080
S[31:0]	4020438138	4020438141	4020438143	4020438145	4020438147	4020438149	4020438151	4020438153	4020438155	4020438157	4020438159
i	0	1	2	3	4	5	6	7	8	9	10

## 5) Multiplier (MUL)


### Verilog Code Implementation

The MUL.v module integrates PPG.v, PPA.v, and RCA.v.

### OpenLane Synthesis

- The final synthesized design showed a hierarchical structure.
- The netlist confirmed the correct instantiation of submodules.

### Dot Schematics:






The output of the module in the console:


```
VCD info: dumpfile MUL_tb.vcd opened for output.
Y = 1, X = 0, result = 0, expected result= 0
Y = 2, X = 1235, result = 2470, expected result= 2470
Y = 1, X = 12373, result = 12373, expected result= 12373
Y = 10, X = 151, result = 1510, expected result= 1510
Y = 1000, X = 1235, result = 1235000, expected result= 1235000
Y = 12137, X = 12373, result = 150171101, expected result= 150171101
Y = 3, X = 2, result = 6, expected result= 6
Y = 7, X = 18, result = 126, expected result= 126
Y = 3, X = 19, result = 57, expected result= 57
Y = 12324, X = 2, result = 24648, expected result= 24648
Y = 4095, X = 4095, result = 16769025, expected result= 16769025
```

Simulation Results:

- iVerilog



- Vivado



## Results and Analysis

- **PPG:** Successfully generated 16 partial products.
- **Compressor 4:2:** Efficiently reduced partial products in Wallace Tree.
- **PPA:** Accumulated partial products correctly.
- **RCA:** Final addition stage produced correct results.
- **Multiplier (MUL):** Full 16-bit multiplication was successfully implemented and verified.

## Conclusion

This report presented the design and verification of a 16-bit multiplier using a structured hierarchy of PPG, PPA, and RCA. The Wallace Tree structure was effectively used to speed up accumulation. The design was synthesized in OpenLane and verified using Icarus Verilog. The simulation results confirmed the correctness of the implementation.

## References

1. Hardware algorithms for arithmetic modules,  
<http://www.aoki.ecei.tohoku.ac.jp/arith/mg/algorithm.html#ppa>
2. Shirshendu Roy, “Alternative Techniques for Partial Product Accumulation”,  
<https://digitalsystemdesign.in/alternative-techniques-for-partial-product-accumulation/>