Document Title

512Kx8 bit Low Power full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	July 30, 2002	Preliminary
0.1	Revised - Added Commercial Product.	November 30, 2002	Preliminary
1.0	Finalized - Added Lead Free 32-SOP-525 Product - Changed Icc from 10mA to 5mA - Changed Icc1 from 8mA to 7mA - Changed Icc2 from 40mA to 30mA - Changed Iss from 3mA to 0.4mA - Changed IbR(Commercial) from 15μA to 12μA - Changed IbR(industrial) from 20μA to 12μA - Changed IbR(Automotive) from 30μA to 25μA	September 16, 2003	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



512Kx8 bit Low Power full CMOS Static RAM

FEATURES

• Process Technology: Full CMOS

Organization: 512Kx8

Power Supply Voltage: 4.5~5.5V
 Note Batantian Voltage: 9.7/Min

Low Data Retention Voltage: 2V(Min)Three state output and TTL compatible

Package Type: 32-DIP-600, 32-SOP-525,

32-TSOP2-400F/R

GENERAL DESCRIPTION

The K6X4008C1F families are fabricated by SAMSUNG's advanced full CMOS process technology. The families supports various operating temperature range and various package types for user flexibility of system design. The families also support low data retention voltage for battery backup operation with low data retention current.

PRODUCT FAMILY

				Power Dissipation		
Product Family	Operating Temperature Vcc Range		Speed	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type
K6X4008C1F-B	Commercial (0~70°C)			20μΑ		32-DIP-600, 32-SOP-525,
K6X4008C1F-F	Industrial (-40~85°C)	4.5~5.5V	55 ¹⁾ /70ns	20μΑ	30mA	32-TSOP2-400F/R
K6X4008C1F-Q	Automotive (-40~125°C)			30μΑ		32-SOP-525, 32-TSOP2-400F


^{1.} The parameter is measured with 50pF test load.

PIN DESCRIPTION

A18 🗖 1 🔿	32 VCC	VCC 32	U (1 A18
A16 2	31 A15	A15 31		2 A16
A14 3	30 A17	A17 30		3 A14
A12 4	29 WE	WE 29		4 A12
A7 5	28 A13	A13 28		5 A7
A6 6	27 A8	A8 27		6 A6
A5 7 32-DIP	26 A9	A9 26	32-TSOP2	7 A5
32-SOP 32-TSOP2	25 A11	A11 25	(Reverse)	8 A4
9 (Forward)	24 OE	OE24	(11010100)	9 A3
A2 10	23 A10	A10 23		10 A2
A1 11	22 CS	CS 22		11 A1
A0 12	21 I/O8	I/O8 21		12 A0
I/O1 13	20 I/O7	I/O7 20		13 1/01
I/O2 14	19 I/O6	I/O6 19		14 I/O2
I/O3 15	18 I/O5	I/O5 18	~	15 I/O3
VSS 16	17 I/O4	I/O4 17		16 VSS
		<u> </u>		

Pin Name	Function
WE	Write Enable Input
CS	Chip Select Input
ŌE	Output Enable Input
A0~A18	Address Inputs
I/O1~I/O8	Data Inputs/Outputs
Vcc	Power
Vss	Ground

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Products(0~70°C)		Industrial Prod	ducts(-40~85°C)	Automotive Products(-40~125°C)		
Part Name	Function	Part Name	Function	Part Name	Function	
K6X4008C1F-DB55 K6X4008C1F-DB70 K6X4008C1F-GB55 K6X4008C1F-GB70 K6X4008C1F-BB55 ¹⁾ K6X4008C1F-BB70 ¹⁾ K6X4008C1F-VB70 K6X4008C1F-VB70 K6X4008C1F-MB55 K6X4008C1F-MB55	32-DIP, 55ns, LL 32-DIP, 70ns, LL 32-SOP, 55ns, LL 32-SOP, 70ns, LL 32-SOP, 55ns, LL 32-SOP, 70ns, LL 32-TSOP2-F, 55ns, LL 32-TSOP2-F, 70ns, LL 32-TSOP2-R, 55ns, LL 32-TSOP2-R, 55ns, LL	K6X4008C1F-DF55 K6X4008C1F-DF70 K6X4008C1F-GF55 K6X4008C1F-BF55 ¹) K6X4008C1F-BF70 ¹) K6X4008C1F-VF55 K6X4008C1F-VF70 K6X4008C1F-WF55 K6X4008C1F-MF55	32-DIP, 55ns, LL 32-DIP, 70ns, LL 32-SOP, 55ns, LL 32-SOP, 70ns, LL 32-SOP, 55ns, LL 32-TSOP2-F, 55ns, LL 32-TSOP2-F, 70ns, LL 32-TSOP2-R, 55ns, LL 32-TSOP2-R, 70ns, LL 32-TSOP2-R, 70ns, LL	K6X4008C1F-GQ55 K6X4008C1F-GQ70 K6X4008C1F-VQ55 K6X4008C1F-VQ70	32-SOP, 55ns, L 32-SOP, 70ns, L 32-TSOP2-F, 55ns, L 32-TSOP2-F, 70ns, L	

^{1.} Lead Free Product

FUNCTIONAL DESCRIPTION

cs	OE	WE	I/O Pin	Mode	Power
Н	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
L	Н	Н	High-Z	Output disbaled	Active
L	L	Н	Dout	Read	Active
L	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care.(Must be in low or high state.)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	VIN,VOUT	-0.5 to Vcc+0.5V(max. 7.0V)	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 7.0	V	-
Power Dissipation	Pb	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
		0 to 70		K6X4008C1F-B
Operating Temperature	ТА	-40 to 85	°C	K6X4008C1F-F
		-40 to 125		K6X4008C1F-Q

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	-0.5 ³⁾	-	0.8	V

Note:

- Industrial Product: TA=0 to 70°C, otherwise specified Industrial Product: TA=-40 to 85°C, otherwise specified Automotive Product: TA=-40 to 125°C, otherwise specified
- 2. Overshoot: Vcc+3.0V in case of pulse width \leq 30ns
- 3. Undershoot: -3.0V in case of pulse width ≤ 30ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, Ta=25°C)

ltem	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS


Item	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	Iц	Vin=Vss to Vcc		-1	-	1	μΑ
Output leakage current	ILO	$\overline{\text{CS}}$ =ViH or $\overline{\text{OE}}$ =ViH or $\overline{\text{WE}}$ =ViL, ViO=V	ss to Vcc	-1	-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS=VIL, VIN=VIL or VIH, Rea	ıd	-	-	5	mA
Average operating current		Cycle time=1μs, 100% duty, Iιo=0mA CS≤0.2V, V _{IN} ≥0.2V or V _{IN} ≥Vcc-0.2V			-	7	mA
	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS=VIL, VIN=VIH or VIL			-	30	mA
Output low voltage	Vol	IoL=2.1mA		-	-	0.4	٧
Output high voltage	Voн	Iон=-1.0mA		2.4	-	-	٧
Standby Current(TTL)	Isb	СS=VIH, Other inputs = VIL or VIH		-	-	0.4	mA
			K6X4008C1F-B	-	-	20	μΑ
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, Other inputs=0~Vcc	K6X4008C1F-F	-	-	20	μΛ
			K6X4008C1F-Q	-	-	30	μΑ



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Test Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage: 1.5V
Output load (See right): CL=100pF+1TTL
CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS

(Vcc=4.5~5.5V, Commercial product: Ta=0 to 70°C, Industrial product: Ta=-40 to 85°C, Automotive product: Ta=-40 to 125°C)

				Spee	d Bins		
	Parameter List		55	ins	70)ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toe	-	25	-	35	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	toLZ	5	-	5	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	Output disable to high-Z output	tonz	0	20	0	25	ns
	Output hold from address change	tон	10	-	10	-	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
Write	Write pulse width	twp	40	-	50	-	ns
VVIILE	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	25	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	VDR	CS≥Vcc-0.2V	CS≥Vcc-0.2V			5.5	V
Data retention current		Vcc=3.0V, CS ≥Vcc-0.2V K6X40080	K6X4008C1F-B			12	
	IDR		K6X4008C1F-F	-	-	12	μΑ
			K6X4008C1F-Q			25	
Data retention set-up time	tsdr	See data retention wavefo	One data saturdina consultana			-	mo
Recovery time	trdr	See data reterition wavelo	1111	5	-	-	ms




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS Controlled)



NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} . A write begins at the latest transition among \overline{CS} going Low and \overline{WE} going low: A write end at the earliest transition among \overline{CS} going high and \overline{WE} going high, twp is measured from the begining of write to the end of write.
- 2. tcw is measured from the $\overline{\text{CS}}$ going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.

DATA RETENTION WAVE FORM







PACKAGE DIMENSIONS

Units : millimeter(Inch)

32 PIN DUAL INLINE PACKAGE (600mil)



32 PIN PLASTIC SMALL OUTLINE PACKAGE (525mil)



PACKAGE DIMENSIONS

Units : millimeter(Inch)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE II (400F)

