Appendix B Internal I/O Register

B.1A Addresses (H8S/2633 Group, H8S/2633F, H8S/2633R)

Address	Register	Bit 7	Di4 6	Di4 E	Dia 4	Dia 2	Di4 2	Bit 1	Bit 0	Module Name	Data Bus Width
H'FDAC	DADR2	DIL /	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	DIT I	DIT U	D/A2,	(bits)
H'FDAD	DADR3									D/A2, D/A3	0
		DAOE4	DAOEO	DAE						_	
H'FDAE	DACR23	DAOE1	DAOE0	DAE		_	_		_	0010	
H'FDB0	IrCR	IrE	IrCKS2	IrCKS1	IrCKS0	_	_	_	_	SCI0, IrDA	8
H'FDB4	SCRX	_	IICX1	IICX0	IICE	FLSHE	_	_	_	IIC	8
H'FDB5	DDCSWR	_	_	_	_	CLR3	CLR2	CLR1	CLR0	IIC	8
H'FDB8	DADRAH0/ DACR0	DA13/ TEST	DA12/ PWME	DA11/ —	DA10/ —	DA9/ OEB	DA8/ OEA	DA7/ OS	DA6/ CKS	PWM0	8
H'FDB9	DADRAL0	DA5	DA4	DA3	DA2	DA1	DA0	CFS	_	_	
H'FDBA	DADRBH0/ DACNTH0	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	_	
H'FDBB	DADRBL0/ DACNTL0	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	_	
H'FDBC	DADRAH1/ DACR1	DA13/ TEST	DA12/ PWME	DA11/	DA10/	DA9/ OEB	DA8/ OEA	DA7/ OS	DA6/ CKS	PWM1	8
H'FDBD	DADRAL1	DA5	DA4	DA3	DA2	DA1	DA0	CFS	_	_	
H'FDBE	DADRBH1/ DACNTH1	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	_	
H'FDBF	DADRBL1/ DACNTL1	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	<u> </u>	
H'FDC0	TCR2	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR2,	16
H'FDC1	TCR3	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR3	
H'FDC2	TCSR2	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	_	
H'FDC3	TCSR3	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	_	
H'FDC4	TCORA2									_	
H'FDC5	TCORA3									_	
H'FDC6	TCORB2									_	
H'FDC7	TCORB3									_	
H'FDC8	TCNT2									_	
H'FDC9	TCNT3									_	
H'FDD0	SMR3	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI3,	8
	SMR3	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	Smart	
H'FDD1	BRR3									– card interface	
H'FDD2	SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	=	
H'FDD3	TDR3									=	
•											


Rev. 5.00 Mar 28, 2005 page 1210 of 1422

REJ09B0234-0500



Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FDD4	SSR3	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	SCI3,	8
111 004	SSR3	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	Smart	Ü
H'FDD5	RDR3									interface	
H'FDD6	SCMR3	_	_	_	_	SDIR	SINV	_	SMIF	-	
H'FDD8	SMR4	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI4,	8
	SMR4	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	Smart card	
H'FDD9	BRR4									interface	
H'FDDA	SCR4	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_	
H'FDDB	TDR4									_	
H'FDDC	SSR4	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_	
	SSR4	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	_	
H'FDDD	RDR4										
H'FDDE	SCMR4	_	_	_	_	SDIR	SINV	_	SMIF	_	
H'FDE4	SBYCR	SSBY	STS2	SYS1	STS0	OPE	_	_	_	System	8
H'FDE5	SYSCR	MACS	_	INTM1	INTM0	NMIEG	MRESE	_	RAME	_	
H'FDE6	SCKCR	PSTOP	_	_	_	STCS	SCK2	SCK1	SCK0	_	
H'FDE7	MDCR	_	_	_	_	_	MDS2	MDS1	MDS0	_	
H'FDE8	MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	=	
H'FDE9	MSTPCRB	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0	_	
H'FDEA	MSTPCRC	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0	_	
H'FDEB	PFCR	CSS07	CSS36	BUZZE	LCASS	AE3	AE2	AE1	AE0	_	
H'FDEC	LPWRCR	DTON	LSON	NESEL	SUBSTP	RFCUT	_	STC1	STC0	_	
H'FE00	BARA	_	_	_	_	_	_	_	_	PBC	8
H'FE01	= '	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	=	
H'FE02	= '	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	=	
H'FE03	-	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	=	
H'FE04	BARB	_	_	_	_	_	_	_	_	-	
H'FE05	-	BAA23	BAA22	BAA21	BAA20	BAA19	BAA18	BAA17	BAA16	=	
H'FE06	-	BAA15	BAA14	BAA13	BAA12	BAA11	BAA10	BAA9	BAA8	=	
H'FE07	= '	BAA7	BAA6	BAA5	BAA4	BAA3	BAA2	BAA1	BAA0	=	
H'FE08	BCRA	CMFA	CDA	BAMRA2	BAMRA1	BAMRA0	CSELA1	CSELA0	BIEA	=	
H'FE09	BCRB	CMFB	CDB	BAMRB2	BAMRB1	BAMRB0	CSELB1	CSELB0	BIEB	-	
H'FE12	ISCRH									Interrupt	8
H'FE13	ISCRL	IRQ3SCE	RQ3SCA	IRQ2SCE	IRQ2SCA	IRQ1SCE	IRQ1SCA	IRQ0SCE	RQ0SCA	controller	
H'FE14	IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	-	
H'FE15	ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	-	

A 11	Register	D' 7	D'' O	D	D'' 4	D'' 0	D'' O	D'' 4	D'' 0	Module	Data Bus Width
Address H'FE16		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	(bits)
	DTCERR	DTCER7							DTCERO	DIC	8
H'FE17	DTCERB						DTCEB2				
H'FE18	DTCERC						DTCEC2				
H'FE19	DTCERD						DTCED2				
H'FE1A	DTCERE						DTCEE2			-	
H'FE1B	DTCERF	DTCEF7	DTCEF6				DTCEF2		DTCEF0	-	
H'FE1E	DTCERI	DTCEI7	DTCEI6	DTCEI5	DTCEI4	DTCEI3	DTCEI2	DTCEI1	DTCEI0	-	
H'FE1F	DTVECR	SWDTE					DTVEC2				
H'FE26	PCR								G0CMS0	PPG	8
H'FE27	PMR	G3INV	G2INV	G1INV	G0INV	G3NOV	G2NOV	G1NOV	G0NOV	-	
H'FE28	NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10	NDER9	NDER8	.	
H'FE29	NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	NDER0		
H'FE2A	PODRH	POD15	POD14	POD13	POD12	POD11	POD10	POD9	POD8	-	
H'FE2B	PODRL	POD7	POD6	POD5	POD4	POD3	POD2	POD1	POD0	_	
H'FE2C	NDRH	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10	NDR9	NDR8	_	
H'FE2D	NDRL	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	NDR0	_	
H'FE2E	NDRH	_	_	_	_	NDR11	NDR10	NDR9	NDR8		
H'FE2F	NDRL	_	_	_	_	NDR3	NDR2	NDR1	NDR0		
H'FE30	P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	Port	8
H'FE32	P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR		
H'FE36	P7DDR	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR		
H'FE39	PADDR	_	_	_	_	PA3DDR	PA2DDR	PA1DDR	PA0DDR		
H'FE3A	PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	•	
H'FE3B	PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	•	
H'FE3C	PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	•	
H'FE3D	PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	•	
H'FE3E	PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR	•	
H'FE3F	PGDDR	_	_	_	PG4DDR	PG3DDR	PG2DDR	PG1DDR	PG0DDR	-	
H'FE40	PAPCR	_	_	_	_	PA3PCR	PA2PCR	PA1PCR	PA0PCR	•	
H'FE41	PBPCR	PB7PCR	PB6PCR	PB5PCR	PB4PCR	PB3PCR	PB2PCR	PB1PCR	PB0PCR	-	
H'FE42	PCPCR	PC7PCR	PC6PCR	PC5PCR	PC4PCR	PC3PCR	PC2PCR	PC1PCR	PC0PCR	-	
H'FE43	PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR	-	
H'FE44	PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR		
H'FE46	P3ODR	P37ODR	P36ODR	P35ODR	P34ODR	P33ODR	P32ODR	P31ODR	P30ODR	-	
H'FE47	PAODR	_	_	_	_	PA3ODR	PA2ODR	PA10DR	PA0ODR	-	
H'FE48	PBODR	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR	PB0ODR	-	
H'FE49	PCODR	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC1ODR	PC0ODR	-	





Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FE80	TCR3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU3	16
H'FE81	TMDR3	—		BFB	BFA	MD3	MD2	MD1	MD0	_ 11 03	10
H'FE82	TIOR3H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FE83	TIOR3L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_	
H'FE84	TIER3	TTGE	1002	ЮВТ	TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
H'FE85	TSR3	_			TCFV	TGFD	TGFC	TGFB	TGFA	_	
H'FE86	TCNT3				101 V	1010	1010	1015	1017	_	
H'FE87	-	-								=	
H'FE88	TGR3A									=	
H'FE89	-									_	
H'FE8A	TGR3B									=	
H'FE8B	-									_	
H'FE8C	TGR3C									_	
H'FE8D	=	-								_	
H'FE8E	TGR3D									=	
H'FE8F	_	-								_	
H'FE90	TCR4	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU4	16
H'FE91	TMDR4	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FE92	TIOR4	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0		
H'FE94	TIER4	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FE95	TSR4	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FE96	TCNT4										
H'FE97											
H'FE98	TGR4A										
H'FE99										_	
H'FE9A	TGR4B										
H'FE9B											
H'FEA0	TCR5	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU5	16
H'FEA1	TMDR5	_	_	_	_	MD3	MD2	MD1	MD0	_	
H'FEA2	TIOR5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FEA4	TIER5	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FEA5	TSR5	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FEA6	TCNT5										
H'FEA7										_	
H'FEA8	TGR5A									_	
H'FEA9										_	
H'FEAA	TGR5B									_	
H'FEAB											

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FEB0	TSTR	DIL 7	DILO	CST5	CST4	CST3	CST2	CST1	CST0	TPU	16
H'FEB1	TSYR	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1	SYNC0	- 170	10
H'FEC0	IPRA		IPR6	IPR5	IPR4	311103	IPR2	IPR1	IPR0	Interrupt	8
H'FEC1	IPRB		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	controller	0
H'FEC2	IPRC		IPR6	IPR5	IPR4	_	IPR2	IPR1		_	
H'FEC3	IPRD		IPR6	IPR5	IPR4		IPR2	IPR1	IPR0	_	
H'FEC4	IPRE		IPR6	IPR5	IPR4		IPR2	IPR1	IPR0	_	
H'FEC5	IPRF		IPR6	IPR5	IPR4		IPR2	IPR1	IPR0	_	
H'FEC6	IPRG		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
								IPR1		=	
H'FEC7	IPRH		IPR6	IPR5	IPR4	_	IPR2		IPR0	_	
H'FEC8	IPRI		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	=	
H'FEC9	IPRJ IPRK		IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	=	
H'FECA			IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	=	
H'FECB	IPRL	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	IPR0	_	
H'FECE	IPRO		IPR6	IPR5	IPR4		IPR2	IPR1	IPR0	-	
H'FED0	ABWCR	ABW7	ABW6	ABW5	ABW4	ABW3	ABW2	ABW1	ABW0	Bus controller	8
H'FED1	ASTCR	AST7	AST6	AST5	AST4	AST3	AST2	AST1	AST0	-	
H'FED2	WCRH	W71	W70	W61	W60	W51	W50	W41	W40	_	
H'FED3	WCRL	W31	W30	W21	W20	W11	W10	W01	W00	=	
H'FED4	BCRH	ICIS1	ICIS0		BRSTS1	BRSTS0		RMTS1	RMST0	_	
H'FED5	BCRL	BRLE	BREQOE		OES	DDS	RCTS	WDBE	WAITE	=	
H'FED6	MCR	TPC	BE	RCDM	CW2	MXC1	MXC0	RLW1	RLW0	_	
H'FED7	DRAMCR	RFSHE	CBRM	RMODE	CMF	CMIE	CKS2	CKS1	CKS0	_	
H'FED8	RTCNT									_	
H'FED9	RTCOR										
H'FEDB	RAMER	_	_	_	_	RAMS	RAM2	RAM1	RAM0	FLASH	8
H'FEE0	MAR0AH		_	_	_	_	_	_	_	DMAC	16
H'FEE1										=	
H'FEE2	MAR0AL									=	
H'FEE3										_	
H'FEE4	IOAR0A									=	
H'FEE5										_	
H'FEE6	ETCR0A									=:	
H'FEE7										=:	
H'FEE8	MAR0BH		_	_	_	_	_	_	_	=	
H'FEE9										_	
H'FEEA	MAR0BL									_	
H'FEEB											




Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FEEC	IOAR0B									DMAC	16
H'FEED	-									-	
H'FEEE	ETCR0B									=	
H'FEEF	_									=	
H'FEF0	MAR1AH	_	_	_	_	_	_	_	_	_	
H'FEF1	_									_	
H'FEF2	MAR1AL									-	
H'FEF3	=									=	
H'FEF4	IOAR1A									=	
H'FEF5	_	-								=	
H'FEF6	ETCR1A									_	
H'FEF7	_	-								_	
H'FEF8	MAR1BH	_	_	_	_	_	_	_	_	_	
H'FEF9	=									=	
H'FEFA	MAR1BL									-	
H'FEFB	=									=	
H'FEFC	IOAR1B									=	
H'FEFD	_									=	
H'FEFE	ETCR1B									=	
H'FEFF	_									=	
H'FF00	P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	Port	8
H'FF01	_	_	_	_	_	_	_	_	_	_	
H'FF02	P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	_	
H'FF04	_	_	_	_	_	_	_	_	_	_	
H'FF05	_	_	_	_	_	_	_	_	_	=	
H'FF06	P7DR	P77DR	P76DR	P75DR	P74DR	P73DR	P72DR	P71DR	P70DR	=	
H'FF07	_	_	_	_	_	_	_	_	_	_	
H'FF09	PADR	_	_	_	_	PA3DR	PA2DR	PA1DR	PA0DR	=	
H'FF0A	PBDR	PB7DR	PB6DR	PB5DR	PB4DR	PB3DR	PB2DR	PB1DR	PB0DR	=	
H'FF0B	PCDR	PC7DR	PC6DR	PC5DR	PC4DR	PC3DR	PC2DR	PC1DR	PC0DR	=	
H'FF0C	PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR	=	
H'FF0D	PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR	_	
H'FF0E	PFDR	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR	_	
H'FF0F	PGDR	_	_	_	PG4DR	PG3DR	PG2DR	PG1DR	PG0DR		
H'FF10	TCR0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU0	16
H'FF11	TMDR0	_	_	BFB	BFA	MD3	MD2	MD1	MD0		

Address N H'FF12 T			D:4 C	D:4 E	D:4 4	D:4 2	D:4 0	D:4 4	D:4 0	Module	Width
HFF12 I		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Name	(bits)
1 UEE 4 6 T	TIOR0H	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	TPU0	16
	TIOR0L	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0	_	
	TIERO	TTGE	_		TCIEV	TGIED	TGIEC	TGIEB	TGIEA	_	
	SR0		_		TCFV	TGFD	TGFC	TGFB	TGFA	_	
	CNT0									=	
H'FF17										=	
-	GR0A									=	
H'FF19										=	
	GR0B									_	
H'FF1B										_	
	TGR0C									_	
H'FF1D										=	
	rGR0D									=	
H'FF1F											
	CR1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU1	16
	MDR1	_	_	_	_	MD3	MD2	MD1	MD0	=	
H'FF22 T	TIOR1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FF24 T	TIER1	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FF25 T	TSR1	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA	_	
H'FF26 T	CNT1									_	
H'FF27										_	
H'FF28 T	GR1A									_	
H'FF29										<u> </u>	
H'FF2A T	GR1B									<u> </u>	
H'FF2B											
H'FF30 T	CR2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU2	16
H'FF31 T	MDR2	_	_	_	_	MD3	MD2	MD1	MD0		
H'FF32 T	TIOR2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_	
H'FF34 T	TIER2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA	_	
H'FF35 T	TSR2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA		
H'FF36 T	CNT2									_	
H'FF37				-				-	-		
H'FF38 T	GR2A									=	
H'FF39										=	
H'FF3A T	GR2B									=	
H'FF3B										= 	



Marriado Maria M	Addross	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width
Hiffeit			- Біі 7			DIL 4						
Hiff62	-				TEE1	TEEO					- DIVIAC	O
HFF63											_	16
HFF64											_	10
HIFF65	-										_	
HFF66 DMABCRH FAE1											_	
HFF67 DMABCRL DTE1B DTE1A DTE0B DTE0A DTIE1B DTIE1A DTIE0B DTIE0A DTIE0B DTIE0A HFF68 TCR0 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TMR0, TMR0, TMR1 HFF69 TCR1 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TMR1 HFF68 TCSR0 CMFB CMFA OVF ADTE OS3 OS2 OS1 OS0 HFF6B TCSR1 CMFB CMFA OVF — OS3 OS2 OS1 OS0 HFF6D TCORA0 — FORD TCORA1 HFF6D TCORA1 — FORD TCORA1 HFF71 TCNT0 — FORD TMR1 TME — CKS2 CKS1 CKS0 WDT0 16 HFF71 TCNT1 — FORD TCNT0 — FORD TCNT0 HFF74 TCNT0 — FORD TCNT0 — FORD TCNT0 HFF75 TCNT0 — FORD TCNT0 — — — — — — — — — — — — — — — — — —											_	
HFF68 TCR0 CMIEB CMIEA OVIE CCLR1 CCLR0 CKS2 CKS1 CKS0 TMR0, TMR0, TMR1											_	
HFF68 TCR1	-										TMR0,	16
HFF6B TCSR1	H'FF69	TCR1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0	TMR1	
HFF6C TCORA0 HFF6D TCORA1 HFF6E TCORB0 HFF6E TCORB1 HFF70 TCNT0 HFF71 TCNT1 HFF74 TCSR0/ (write) TCNT0 TCNT0 HFF75 TCNT0 HFF75 TCNT0 HFF76 RSTCSR WOVF RSTE RSTS	H'FF6A	TCSR0	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0	_	
HFF6C TCORA0 HFF6D TCORA1 HFF6E TCORB0 HFF6E TCORB1 HFF70 TCNT0 HFF71 TCNT1 HFF74 TCSR0/ (write) TCNT0 TCNT0 HFF75 TCNT0 HFF75 TCNT0 HFF76 RSTCSR WOVF RSTE RSTS	H'FF6B	TCSR1	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0	_	
HFF6E TCORB0 HFF6F TCORB1 HFF70 TCNT0 HFF71 TCNT1 HFF74 TCSR0/ (vrite) TCNT0 TCNT0 HFF75 TCNT0 HFF75 TCNT0 HFF76 (write) TCNT0 HFF77 RSTCSR WOVF RSTE RSTS		TCORA0									_	
HFF6F TCORB1 HFF70 TCNT0 HFF71 TCNT1 TCNT1 HFF74 TCSR0/ (write) TCNT0 TCNT0 HFF75 TCNT0 HFF75 TCNT0 HFF76 RSTCSR WOVF RSTE RSTS	H'FF6D	TCORA1									=	
HFF70	H'FF6E	TCORB0									=	
HFF71 TCNT1 HFF74 TCSR0/ OVF WT/IT TME — — CKS2 CKS1 CKS0 WDT0 16	H'FF6F	TCORB1									=	
HTFF74 TCSR0/ (write) TCNT0 TC	H'FF70	TCNT0									_	
(write) TCNT0 HFF75 (read) TCNT0 HFF76 (write) RSTCSR WOVF RSTE RSTS —	H'FF71	TCNT1									_	
HFF75 TCNT0			OVF	WT/IT	TME	_	_	CKS2	CKS1	CKS0	WDT0	16
HFF76 RSTCSR WOVF RSTE RSTS	H'FF75										_	
HFF77		RSTCSR	WOVF	RSTE	RSTS	_	_	_	_	_	_	
Name	(write)										_	
SMR0 GM BLK PE O/E BCP1 BCP0 CKS1 CKS0 IIC0, Smart card card interface ICCR0 ICE IEIC MST TRS ACKE BBSY IRIC SCP card interface H'FF79 BRR0 ICSR0 ESTP STOP IRTR AASX AL AAS ADZ ACKB H'FF7A SCR0 TIE RIE TE RE MPIE TEIE CKE1 CKE0 H'FF7B TDR0 TDR0 FER PER TEND MPB MPBT SSR0 TDRE RDRF ORER FER PER TEND MPB MPBT		RSTCSR	WOVF	RSTE	RSTS	_	_	_	_	_		
SMR0	H'FF78	SMR0	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0		8
HFF79 BRR0 ICSR0 ESTP STOP IRTR AASX AL AAS ADZ ACKB		SMR0	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	,	
Hiff79		ICCR0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP		
H'FF7A SCR0 TIE RIE TE RE MPIE TEIE CKE1 CKE0 H'FF7B TDR0 TDR0 TDRE RDRF ORER FER PER TEND MPB MPBT SSR0 TDRE RDRF ORER ERS PER TEND MPB MPBT	H'FF79	BRR0									- interrace	
H'FF7B TDR0 H'FF7C SSR0 TDRE RDRF ORER FER PER TEND MPB MPBT SSR0 TDRE RDRF ORER ERS PER TEND MPB MPBT		ICSR0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	-	
H'FF7C SSR0 TDRE RDRF ORER FER PER TEND MPB MPBT SSR0 TDRE RDRF ORER ERS PER TEND MPB MPBT	H'FF7A	SCR0	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_	
SSR0 TDRE RDRF ORER ERS PER TEND MPB MPBT	H'FF7B	TDR0									_	
	H'FF7C	SSR0	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT		
H'FF7D RDR0		SSR0	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT		
	H'FF7D	RDR0		-		-			-			

Address	Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FF7E	SCMR0	_	_		- BIL 4	SDIR	SINV	_	SMIF	SCI0.	8
	ICDR0/ SARX0	ICDR7/ SVAX6	ICDR6/ SVAX5	ICDR5/ SVAX4	ICDR4/ SVAX3	ICDR3/ SVAX2	ICDR2/ SVAX1	ICDR1/ SVAX0	ICDR0/ FSX	IIC0, Smart	O .
H'FF7F	ICMR0/ SAR0	MLS/ SVA6	WAIT/ SVA5	CKS2/ SVA4	CKS1/ SVA3	CKS0/ SVA2	BC2/ SVA1	BC1/ SVA0	BC0/FS	- card interface	
H'FF80	SMR1	C/Ā	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI1,	_
	SMR1	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	─IIC1, _Smart	
	ICCR1	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	card - interface	
H'FF81	BRR1									_	
	ICSR1	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB		
H'FF82	SCR1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_	
H'FF83	TDR1									_	
H'FF84	SSR1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_	
	SSR1	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	MPBT	_	
H'FF85	RDR1									_	
H'FF86	SCMR1	_	_	_	_	SDIR	SINV	_	SMIF	=	
	ICDR1/ SARX1	ICDR7/ SVARX6	ICDR6/ SVARX5	ICDR5/ SVARX4	ICDR4/ SVARX3	ICDR3/ SVARX2	ICDR2/ SVARX1	ICDR1/ SVARX0	ICDR0/ FSX	_	
H'FF87	ICMR1/ SAR1	MLS/ SVA6	WAIT/ SVA5	CKS2/ SVA4	CKS1/ SVA3	CKS0/ SVA2	BC2/ SVA1	BC1/ SVA0	BC0/FS	IIC1	8
H'FF88	SMR2	C/A	CHR	PE	O/E	STOP	MP	CKS1	CKS0	SCI2,	8
	SMR2	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	CKS0	Smart card	
H'FF89	BRR2									interface	
H'FF8A	SCR2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	_	
H'FF8B	TDR2										
H'FF8C	SSR2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_	
	SSR2	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT	_	
H'FF8D	RDR2										
H'FF8E	SCMR2	_	_	_	_	SDIR	SINV	_	SMIF	_	
H'FF90	ADDRAH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	A/D	8
H'FF91	ADDRAL	AD1	AD0	_	_	_	_	_	_	_	
H'FF92	ADDRBH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF93	ADDRBL	AD1	AD0	_	_	_	_	_	_	=	
H'FF94	ADDRCH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	=	
H'FF95	ADDRCL	AD1	AD0	_	_	_	_	_	_	_	
H'FF96	ADDRDH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	_	
H'FF97	ADDRDL	AD1	AD0	_	_	_	_	_	_	_	
H'FF98	ADCSR	ADF	ADIE	ADST	SCAN	CH3	CH2	CH1	CH0	_	
H'FF99	ADCR	TRGS1	TRGS0	_	_	CKS1	CKS0	_	_	_	





Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name	Data Bus Width (bits)
H'FFA2 (write)	TCSR1/ TCNT1	OVF	WT/IT	TME	PSS	RST/ NMI	CKS2	CKS1	CKS0	WDT1	16
H'FFA3 (read)	TCNT1									_	
H'FFA4	DADR0									D/A0,	8
H'FFA5	DADR1									D/A1	
H'FFA6	DACR01	DAOE1	DAOE0	DAE	_	_	_	_	_	_	
H'FFA8	FLMCR1	FWE	SWE1	ESU1	PSU1	EV1	PV1	E1	P1	FLASH	8
H'FFA9	FLMCR2	FLER	_	_	_	_	_	_	_	_	
H'FFAA	EBR1	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0	-	
H'FFAB	EBR2	_	_	_	_	EB11	EB10	EB9	EB8	_	
H'FFAC	FLPWCR	PDWND	_	_	_	_	_	_	_	_	
H'FFB0	PORT1	P17	P16	P15	P14	P13	P12	P11	P10	Port	8
H'FFB2	PORT3	P37	P36	P35	P34	P33	P32	P31	P30	-	
H'FFB3	PORT4	P47	P46	P45	P44	P43	P42	P41	P40	-	
H'FFB6	PORT7	P77	P76	P75	P74	P73	P72	P71	P70	-	
H'FFB8	PORT9	P97	P96	P95	P94	P93	P92	P91	P90	-	
H'FFB9	PORTA	_	_	_	_	PA3	PA2	PA1	PA0	_	
H'FFBA	PORTB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	-	
H'FFBB	PORTC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	-	
H'FFBC	PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0	-	
H'FFBD	PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	_	
H'FFBE	PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	_	
H'FFBF	PORTG	_	_	_	PG4	PG3	PG2	PG1	PG0	_	

Note: Undefined and reserved addresses are for use in future functional expansion or have test registers, etc., assigned to them. These registers must not be accessed, since operation in the event of such access, and subsequent operation, cannot be guaranteed.