#### EE 330


#### Lecture 36

 Parasitic Capacitances in MOS Devices

Digital Systems

### Cascode Configuration







This gain is very large and only requires two transistors!


What happens to the gain if a transistor-level current source is used for I<sub>B</sub>?

## Review from Last Lecture Cascode Configuration





### Cascode Configuration Comparisons





$$A_V \cong - \left| \frac{g_{m1}}{g_{01}} \right| \beta$$






Gain limited by output impedance of current scource !!

Can we design a better current source? In particular, one with a higher output impedance?


#### Cascode current sources



### Cascode Configuration

 $v_{\scriptscriptstyle \mathsf{OUT}}$ 





$$A_{V} = -\left[\frac{g_{m1}}{g_{01}}\right] \frac{\beta}{2}$$


$$A_V = -[8000] \frac{100}{2} \cong -400,000$$


This gain is very large and is a factor of 2 below that obtained with an ideal current source biasing

Although the factor of 2 is not desired, the performance of this circuit is still very good

This factor of 2 gain reduction is that same as was observed for the CE amplifier when a transistor-level current source was used


#### High Gain Amplifier Comparisons (n-ch MOS)






#### Review from Last Lecture

### High Gain Amplifier Comparisons (BJT)




$$A_V \cong -\frac{1}{2} \frac{g_{m1}}{g_{01}}$$





$$A_{V} \cong -\left[\frac{g_{m1}}{g_{01}}\right]\beta$$

- Single-ended high-gain amplifiers inherently difficult to bias (because of the high gain)
   Biasing becomes practical when used in
- Biasing becomes practical when used in differential applications
- These structures are widely used but usually with differential inputs




$$A_{V} = -\left[\frac{g_{m1}}{g_{01}}\right] \frac{\beta}{2}$$







- This capacitance was modeled previously and exists when the transistor is operating in triode or saturation
- But there are others that also affect high-frequency or high-speed operation





Recall that pn junctions have a depletion region!




pn junction capacitance











For  $V_{FB} < \varphi_B/2$ 




$$C = \frac{C_{J0}A}{\left(1 - \frac{V_{FB}}{\phi_{B}}\right)^{m}}$$


pn junction capacitance





The bottom and the sidewall:

pn junction capacitance









For a pn junction capacitor

$$C_{SOT} = C_{SOT} A + C_{SW} P$$

$$C_{BOT} = \frac{C_{BOT}A}{\left(1 - \frac{V_{FB}}{\phi_{B}}\right)^{m}}$$

$$C_{sw} = \frac{C_{sw}P}{\left(1 - \frac{V_{fB}}{\phi_{B}}\right)^{m}}$$


#### Types of Capacitors in MOSFETs

1. Fixed Capacitors




- a. Fixed Geometry
- b. Junction
- 2. Operating Region Dependent

**Fixed Capacitors – Fixed Geometry** 



Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

## Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>
$C_{GD}$	CoxWL <sub>D</sub>	$CoxWL_D$	CoxWL <sub>D</sub>


#### Overlap Capacitance Model Parameters

CAPACITANCE PARAMETERS	S N+	P+	POLY	М1	M2	МЗ	M4	M5	М6	$R_W$	D_N_W M5	P N_W	UNITS
Area (substrate)	942	116	3 106	34	14	9	6	5	3		123	125	aF/um^2
Area (N+active)			8484	55	20	13	11	9	8				aF/um^2
Area (P+active)			8232										aF/um^2
Area (poly)				66	17	10	7	5	4				aF/um^2
Area (metal1)					37	14	9	6	5				aF/um^2
Area (metal2)						35	14	9	6				aF/um^2
Area (metal3)							37	14	9				aF/um^2
Area (metal4)								36	14				aF/um^2
Area (metal5)									34			984	aF/um^2
Area (r well)	920	C											aF/um^2
Area (d well)										582			aF/um^2
Area (no well)	13	7											aF/um^2
Fringe (substrate)	212	2 2	35	41	35	29	21	14					aF/um
Fringe (poly)				70	39	29	23	20	17				aF/um
Fringe (metal1)					52	34		22	19				aF/um
Fringe (metal2)						48	35	27	22				aF/um
Fringe (metal3)							53	34	27				aF/um
Fringe (metal4)								58	35				aF/um
Fringe (metal5)									55				aF/um
Overlap (N+active)			89	5)									aF/um
Overlap (P+active)			73	7									aF/um

#### Types of Capacitors in MOSFETs


- 1. Fixed Capacitors
  - a. Fixed Geometry
- b. Junction
  - 2. Operating Region Dependent

#### Parasitic Capacitors in MOSFET Fixed Capacitors- Junction



Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


# Parasitic Capacitors in MOSFET Fixed Capacitors



Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>

# Fixed Parasitic Capacitance Summary



C<sub>BOT</sub> and C<sub>SW</sub> are model parameters

	Cutoff	Ohmic	Saturation
$C_{GS}$	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>
$C_GD$	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>
C <sub>BG</sub>			
C <sub>BS</sub>	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$
C <sub>BD</sub>	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$


### C<sub>BOT</sub> and C<sub>SW</sub> model parameters

CAPACITANCE PARAMETERS N+ P+ POLY	M1	M2	МЗ	M4	M5	M6	R W	D N W M5	P N W	UNITS
Area (substrate) 942 1163 106	34	14	9	6	5	3	_	_ <u>_</u>	$\frac{-}{125}$	aF/um^2
Area (N+active) 8484	55	20	13	11	9	8				aF/um^2
Area (P+active) 8232										aF/um^2
Area (poly)	66	17	10	7	5	4				aF/um^2
Area (metal1)		37	14	9	6	5				aF/um^2
Area (metal2)			35	14	9	6				aF/um^2
Area (metal3)				37	14	9				aF/um^2
Area (metal4)					36	14				aF/um^2
Area (metal5)						34		!	984	aF/um^2
Area (r well) 920										aF/um^2
Area (d well)							582			aF/um^2
Area (no well) 137										aF/um^2
Fringe (substrate) (212) (235)	41	35	29	21	14					aF/um
Fringe (poly)	70	39	29	23	20	17				aF/um
Fringe (metal1)		52	34		22	19				aF/um
Fringe (metal2)			48	35	27	22				aF/um
Fringe (metal3)				53	34	27				aF/um
Fringe (metal4)					58	35				aF/um
Fringe (metal5)						55				aF/um
Overlap (N+active) 895	5									aF/um
Overlap (P+active) 73	7									aF/um

#### Types of Capacitors in MOSFETs


- 1. Fixed Capacitors
  - a. Fixed Geometry
  - b. Junction
- 2. Operating Region Dependent

## Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff




**Cutoff Capacitor: C**<sub>GBCO</sub>

## Parasitic Capacitors in MOSFET Operation Region Dependent -- Cutoff



**Cutoff Capacitor:** C<sub>GBCO</sub>

## Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Cutoff




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


**Cutoff Capacitor: C**<sub>GBCO</sub>

### Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>		
$C_{GD}$	CoxWL <sub>D</sub>		
C <sub>BG</sub>	CoxWL (or less)		
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$		
C <sub>BD</sub>	$C_{BOT}A_D+C_{SW}P_D$		


## Parasitic Capacitors in MOSFET Operation Region Dependent -- Ohmic



Note: The distributed channel capacitance is usually lumped and split evenly between the source and drain nodes

Ohmic Capacitor:  $C_{GCH}$ ,  $C_{BCH}$ 

## Parasitic Capacitors in MOSFET Operation Region Dependent and Fixed -- Ohmic




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>


Ohmic Capacitor: C<sub>GCH</sub>, C<sub>BCH</sub>

#### Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	
C <sub>GD</sub>	CoxWL <sub>D</sub>	CoxWL <sub>D</sub>	
C <sub>BG</sub>	CoxWL (or less)	0	
C <sub>BS</sub>	$C_{BOT}A_S + C_{SW}P_S$	$C_{BS1} = C_{BOT}A_S + C_{SW}P_S$	
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BD1} = C_{BOT}A_D + C_{SW}P_D$	


## Parasitic Capacitors in MOSFET Operation Region Dependent -- Saturation



Note: Since the channel is an extension of the source when in saturation, the distributed capacitors to the channel are generally lumped to the source node

Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$ 

#### Operation Region Dependent and Fixed -- Saturation




Overlap Capacitors: C<sub>GDO</sub>, C<sub>GSO</sub>

Junction Capacitors: C<sub>BS1</sub>, C<sub>BD1</sub>

Saturation Capacitors:  $C_{GCH}$ ,  $C_{BCH}$ 


- 2/3 C<sub>OX</sub>WL is often attributed to C<sub>GCH</sub> to account for LD and saturation
- This approximation is reasonable for minimum-length devices but not so good for longer devices

## Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub> +(2/3)C <sub>OX</sub> WL
$C_{GD}$	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)	0	0
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_S + C_{SW}P_S + (2/3)WLC_{BOTCH}$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	C <sub>BOT</sub> A <sub>D</sub> +C <sub>SW</sub> P <sub>D</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_D + C_{SW}P_D$


### Parasitic Capacitance Summary



	Cutoff	Ohmic	Saturation
C <sub>GS</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub> +(2/3)C <sub>OX</sub> WL
C <sub>GD</sub>	CoxWL <sub>D</sub>	$CoxWL_D + 0.5C_{OX}WL$	CoxWL <sub>D</sub>
C <sub>BG</sub>	CoxWL (or less)	0	0
C <sub>BS</sub>	$C_{BOT}A_S+C_{SW}P_S$	C <sub>BOT</sub> A <sub>S</sub> +C <sub>SW</sub> P <sub>S</sub> +0.5WLC <sub>BOTCH</sub>	$C_{BOT}A_S+C_{SW}P_S+(2/3)WLC_{BOTCH}$
C <sub>BD</sub>	$C_{BOT}A_D + C_{SW}P_D$	$C_{BOT}A_D + C_{SW}P_D + 0.5WLC_{BOTCH}$	$C_{BOT}A_D + C_{SW}P_D$


#### Recall:

#### Small-signal and simplified dc equivalent elements




Have not yet considered situations where the small capacitor is relevant in small-signal analysis

#### Recall:




If capacitors are large




$$A_{V} = -g_{m1} \bullet R_{3} / R_{L}$$

What if  $C_1$  and  $C_2$  large but  $C_3$  not large?:



What if  $C_1$  and  $C_2$  large but  $C_3$  not large?:



#### From KCL:

$$V_{OUT}(sC_3 + G_L) = V_1sC_3$$
  
 $V_1(sC_3 + G_3) + g_{m1}V_{N} = V_{OUT}sC_3$ 


Solving:

$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{IN}} = -\frac{-sC_3g_{m1}}{sC_3(G_L + G_3) + G_3G_L}$$


Equivalently:


$$\frac{v_{OUT}}{v_{N}} = -\frac{g_{m1}sC_{3}R_{3}R_{L}}{sC_{3}(R_{L} + R_{3}) + 1}$$

Serves as a first-order high-pass filter



#### Consider parasitic C<sub>DB</sub>





By KCL:

$$V_{OUT}(sC_{DB}+G_{D})=-g_{m1}V_{N}$$


Causes gain to decrease at high frequencies

#### Solving:


$$\frac{\mathbf{v}_{\text{OUT}}}{\mathbf{v}_{\text{IN}}} = -\frac{-\mathbf{g}_{m1}}{\mathbf{s}\mathbf{C}_{DB} + \mathbf{G}_{D}}$$


Equivalently:

$$\frac{\mathbf{v}_{\scriptscriptstyle OUT}}{\mathbf{v}_{\scriptscriptstyle N}} = -\frac{-g_{\scriptscriptstyle m1}R_{\scriptscriptstyle D}}{sC_{\scriptscriptstyle DB}R_{\scriptscriptstyle D}+1}$$



Consider parasitic  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DB}$ 





By KCL:
$$v_{OUT}(s[C_{DB} + C_{GD}] + G_D) = -g_{m1}v_N + sC_{GD}v_N$$
Causes gain to decrease at high frequencies


Causes gain to decrease at high frequencies Has one LHP pole and one RHP zero

Solving:


$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-g_{m1} + sC_{GD}}{s[C_{DB} + C_{GD}] + G_{D}}$$

Equivalently:

$$\frac{\mathbf{v}_{OUT}}{\mathbf{v}_{N}} = -\frac{-R_{D}(\mathbf{g}_{m1} - \mathbf{s}\mathbf{C}_{GD})}{\mathbf{s}[\mathbf{C}_{DB} + \mathbf{C}_{GD}]R_{D} + 1}$$



Consider parasitic  $C_{GS}$ ,  $C_{GD}$ , and  $C_{DB}$ 



Device parasitics problematic at high frequencies

 $C_{DB}$ ,  $C_{GD}$  and  $C_{GS}$  effects can be significant


Value of parasitic capacitances strongly dependent upon layout


Device parasitics usually not a problem at audio frequencies

Causes gain to decrease at high frequencies: has one high frequency LHP pole and one high frequency RHP zero.


## Digital Circuit Design

Most of the remainder of the course will be devoted to digital circuit design






module gates (input logic [3:0] a,b, output logic [3:0] y1,y2,y3,y4,y5); assign y1 = a&b; //AND assign y2 = a | b; //OR assign y3 = a  $^b$ ; //XOR assign y4 =  $^a$ (a & b); //NAND assign y5 =  $^a$ (a | b); //NOR endmodule



A rendering of a small standard cell with three metal layers (dielectric has been removed). The sand-colored structures are metal interconnect, with the vertical pillars being contacts, typically plugs of fungsten. The reddish structures are polysilicon gates, and the solid at the bottom ( is the crystalline silicon bulk



Standard Cell Library

library IEEE; use IEEE.STD\_LOGIC\_1164.all;

entity gates is
 port(a,b: in STD\_LOGIC\_VECTOR(3 dowto 0);
 y1,y2,y3,y4,y5:out STD\_LOGIC\_VECTOR(3 downto 0));
end;

architecture synth of gates is begin


y1 <= a and b;
y2 <= a or b;
y3 <= a xor b:

y4 <= a nand b; y5 <= a nor b; end:


## Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
  - Ratio Logic
- Propagation Delay
  - Simple analytical models
  - Elmore Delay
- Sizing of Gates


- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators




Multiple Levels of Abstraction



**Bottom** 





Multiple Sublevels in Each Major Level
All Design Steps may not Fit Naturally in this Description

**Behavioral:** Describes what a system does or what it should do

**Structural:** Identifies constituent blocks and describes how these

blocks are interconnected and how they interact


**Physical**: Describes the constituent blocks to both the


transistor and polygon level and their physical

placement and interconnection


Multiple representations often exist at any level or sublevel


Example: Two distinct representations at the physical level (polygon sublevel)







Example: Two distinct representations at physical level (schematic sublevel)





Example: Two distinct representations at the structural/behavioral level (gate sublevel)





In each domain, multiple levels of abstraction are generally used.

#### **Consider Physical Domain**

- Consider lowest level to highest
  - o placement of diffusions, thin oxide regions, field oxide, ect. on a substrate.
  - 1 polygons identify all mask information (not unique)
  - 2 transistors(not unique)
  - 3 gate level(not unique)
  - 4 cell level
    Adders, Flip Flop, MUTs,...

#### **Information Type**

PG data
G.D.F
Netlist
HDL Description

#### **Structural Level:**

- DSP
- Blocks (Adders, Memory, Registers, etc.
- Gates
- Transistor

#### **Information Type**

HDL

**Netlists** 

#### Behavior Level (top down):

- Application
- Programs
- Subroutines
- Boolean Expressions

#### **Information Type**

High-Level Language HDL

## Representation of Digital Systems Standard Approach to Digital Circuit Design

#### 8 – level representation

- 1. Behavioral Description
  - Technology independent
- 2. RTL Description (Register Transfer Level)(must verify (1) ⇔ (2))
- RTL Compiler
   Registers and Combinational Logic Functions
- 4. Logic Optimizer
- Logic SynthesisGenerally use a standard call library for synthesis

(sublevels 6-8 not shown on this slide)

## Frontend design

## Representation of Digital Systems Standard Approach to Digital Circuit Design

- 1. Behavioral Description
  - Technology independent
- 2. RTL Description

(must verify  $(1) \Leftrightarrow (2)$ )

3. RTL Compiler

Registers and Combinational Logic Functions

4. Logic Optimizer

#### 5. Logic Synthesis

Generally use a standard call library for synthesis



### Backend design

#### 6. Place and Route

(physically locates all gates and registers and interconnects them)

- 7. Layout Extraction
  - DRC
  - Back Annotation
- 8. Post Layout simulation

May necessitate a return to a higher level in the design flow

Logic synthesis, though extensively used, often is not as efficient nor as optimal for implementing some important blocks or some important functions

These applications generally involve transistor level logic circuit design that may combine one or more different logic design styles

## Logic Optimization

What is optimized (or minimized)?

- Number of Gates
- Number or Levels of Logic
- Speed
- Delay
- Power Dissipation
- Area
- Cost
- Peak Current

• • •

Depends Upon What User Is Interested In

## Standard Cell Library

- Set of primitive building blocks that have been pre-characterized for dc and high frequency performance
- Generally includes basic multiple-input gates and flip flops
- P-cells often included
- Can include higher-level blocks
  - Adders, multipliers, shift registers, counters,...
- Cell library often augmented by specific needs of a group or customer

## Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
  - Static CMOS Logic Gates
    - Ratio Logic
  - Propagation Delay
    - Simple analytical models
    - Elmore Delay
  - Sizing of Gates

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
- Other Logic Styles
- Array Logic
- Ring Oscillators

## Logic Circuit Block Design

#### Many different logic design styles

- Static Logic Gates
- Complex Logic Gates
- Pseudo NMOS
- Pass Transistor Logic
- Dynamic Logic Gates
  - Domino Logic
  - •Zipper Logic
  - Output PredictionLogic

Various logic design styles often combined in the implementation of one logic block

$$\boldsymbol{Y}=\overline{\boldsymbol{X}}$$

$$\mathbf{Y} = \mathbf{X}$$

$$\frac{A}{B}$$
  $\rightarrow$  Y

$$Y = A + B$$

$$\boldsymbol{Y} = \boldsymbol{A} \bullet \boldsymbol{B}$$

$$A \rightarrow Y$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} + \boldsymbol{B}}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \bullet \boldsymbol{B}}$$

$$\mathbf{Y} = \mathbf{A} \oplus \mathbf{B}$$

$$Y = \overline{A \oplus B}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \bullet \boldsymbol{B} + \boldsymbol{C} \bullet \boldsymbol{D}}$$

$$A_n$$

$$\mathbf{Y} = \overline{\left(\mathbf{A} + \mathbf{B}\right) \bullet \left(\mathbf{C} + \mathbf{D}\right)}$$

$$\mathbf{Y} = \mathbf{A_1} + \mathbf{A_2} + ... \mathbf{A_n}$$

$$\mathbf{Y} = \overline{\mathbf{A_1} + \mathbf{A_2} + ... \mathbf{A_n}}$$

$$\boldsymbol{Y} = \boldsymbol{A_1} \bullet \boldsymbol{A_2} \bullet ... \boldsymbol{A_n}$$

$$\mathbf{Y} = \overline{\mathbf{A}_1 \bullet \mathbf{A}_2 \bullet ... \mathbf{A}_n}$$

$$X - Y = \overline{X}$$

$$\mathbf{Y} = \overline{\mathbf{X}}$$

$$X - Y = X$$

$$\mathbf{Y} = \mathbf{X}$$

$$A \rightarrow Y \qquad Y = A + B$$

$$Y = A + B$$

$$Y = A \bullet B$$

$$A \rightarrow Y$$

$$\begin{array}{c} A \\ B \end{array} \longrightarrow \begin{array}{c} Y = \overline{\mathbf{A} + \mathbf{B}} \end{array}$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \bullet \boldsymbol{B}}$$

$$\begin{array}{c} A \\ B \end{array} \longrightarrow \begin{array}{c} Y \\ \end{array} \qquad Y = A \oplus B$$

$$Y = A \oplus B$$

$$\boldsymbol{Y} = \overline{\boldsymbol{A} \oplus \boldsymbol{B}}$$

Question: How many basic one and two input gates exist and how many of these are useful?

### The set of NOR gates is complete

Any combinational logic function can be realized with only multiple-input NOR gates

### The set of NAND gates is complete

Any combinational logic function can be realized with only multiple-input NOR gates

Performance of the BASIC gates is critical!


A gate logic family can be formed based upon a specific design style for implementing logic functions

Many different gate logic family types exist NMOS, PMOS, CMOS, TTL, ECL, RTL, DCTL,...

Substantial differences in performance from one family type to another

Power, Area, Noise Margins, ....

It suffices to characterize the inverter of a logic family and then express the performance of other gates in that family in terms of the performance of the inverter.



What characteristics are required and desirable for an inverter to form the basis for a useful logic family?

## What restrictions are there on the designer for building Boolean circuits?

None !!!!

It must "work" as expected

Designer is Master of the silicon!

What are the desired characteristics of a logic family?

- High and low logic levels must be uniquely distinguishable (even in a long cascade)
- 2. Capable of driving many loads (good fanout)
- 3. Fast transition times (but in some cases, not too fast)
- 4. Good noise margins (low error probabilities)
- Small die area
- Low power consumption
- 7. Economical process requirements

- 8. Minimal noise injection to substrate
- 9. Low leakage currents
- 10. No oscillations during transitions
- 11. Compatible with synthesis tools
- 12. Characteristics do not degrade too much with temperature
- 13. Characteristics do not vary too much with process variations

Are some of these more important than others?

- 8. Minimal noise injection to substrate
- 9. Low leakage currents
- 10. No oscillations during transitions
- 11. Compatible with synthesis tools
- 12. Characteristics do not degrade too much with temperature
- 13. Characteristics do not vary too much with process variations

Are some of these more important than others?

Yes! – must have well-defined logic levels for circuits to even function as logic


Are some of these more important than others?

Yes! – must have well-defined logic levels for circuits to even function as logic

What properties of an inverter are necessary for it to be useful for building a logic family

What are the logic levels for a given inverter of for a given logic family?


## What are the logic levels for a given inverter of for a given logic family?



#### Can we legislate them?

- Some authors choose to simply define a value for them
- Simple and straightforward approach
- But what if the circuit does not interpret them the same way they are defined !!

## What are the logic levels for a given inverter of for a given logic family?



#### Can we legislate them?

In 1897 the Indiana House of

Representatives unanimously passed a measure redefining the area of a circle and the value of pi. (House Bill no. 246, introduced by Rep. Taylor I. Record.) The bill died in the state Senate.

## End of Lecture 36