

Instructions: This is a 50 minute exam. Students may bring 3 page of notes (front and back) to this exam. There are 10 questions and 5 problems. The points allocated to each question and each problem are as indicated. Please solve problems in the space provided on this exam and attach extra sheets only if you run out of space in solving a specific problem.


If references to semiconductor processes are needed beyond what is given in a specific problem or question, assume a CMOS process is available with the following key process parameters;  $\mu_n C_{OX} = 100 \mu A/v^2$ ,  $\mu_p C_{OX} = \mu_n C_{OX} / 3$ ,  $V_{TNO} = 1V$ ,  $V_{TPO} = -1V$ ,  $C_{OX} = 2fF/\mu^2$ ,  $\lambda = 0$ , and  $\gamma = 0$ . If reference to a bipolar process is made, assume this process has key process parameters  $J_S = 10^{-15} A/\mu^2$ ,  $\beta = 100$  and  $V_{AF} = \infty$ . Specify clearly what process parameters you are using in any solution requiring process parameters. Also attached to this exam is a table discussed in class that relates to the basic amplifier configurations.

1. (2pts) Which of the basic MOS amplifiers is characterized by a low input impedance?
2. (2pts) How much voltage gain can be obtained from a single common emitter amplifier if ideal current sources are available for biasing?
3. (2pts) There are four regions of operation of a Triac. Normally we try to avoid operation in one of these regions. Which region do we try to avoid?
4. (2pts) In class we were interested in the basic amplifier structures created with both bipolar and MOS devices but derived the two-port amplifier models for the bipolar amplifiers first. What was the major reason we derived the bipolar amplifier models before the MOS amplifier models?
5. (2pts) There were many desirable properties identified for a logic circuits in general and inverters in particular but one was more important than all the rest. What is the most important property of a Boolean inverter?

6. (2pts) What is the difference between a current source and a current sink?
7. (2pts) What is the purpose of biasing an amplifier circuit?
8. (2pts) When using the  $V_{\text{TEST}}\text{-}I_{\text{TEST}}$  method to derive the two-port amplifier models, what termination is placed on the output port when calculating the input impedance?
9. (2pts) What is the major reason current sources are preferred over resistors, capacitors, and dc voltage sources when biasing integrated amplifiers?
10. (2 pts) In the hierarchical characterization of a digital design flow, at what level would be a schematic showing how all of the logic gates and flip flops are interconnected?


**Problem 1** (16 Pts.) Consider the following amplifier.

- Assuming the transistors are all operating in the saturation region, derive the small signal gain in terms of the small signal model parameters
- Numerically determine the voltage gain for the circuit.




**Problem 2** (16 Pts.) Consider the following circuit. Assume the Triac has a gate trigger voltage of +2V and -2V in the positive and negative directions respectively and that the magnitude of the ON voltage across the Triac is 1V.

- Obtain an expression for and plot the output voltage for one period of the 100V source.
- Determine the operating regions of the Triac




**Problem 3** (16 Pts.) Consider the following circuit. Assume the MOS transistors are operating in the saturation region, the BJTs are operating in the forward active region, and the capacitors are large.

- Draw the small signal equivalent circuit
- Determine the small-signal voltage gain in terms of the small-signal model parameters.



**Problem 4** (16 Pts.) Design a common emitter amplifier that drives a 1K load that has a voltage gain of -8. You may use any number of resistors, capacitors, BJTs and dc voltage or current sources. Be sure to include the biasing circuit.

**Problem 5** (16 Pts) Determine the output voltage of the following circuit.



# TRANSISTOR PARAMETERS    W/L    N-CHANNEL P-CHANNEL    UNITS

MINIMUM	3.0/0.6			
Vth		0.78	-0.93	volts
SHORT	20.0/0.6			
Idss		439	-238	uA/um
Vth		0.69	-0.90	volts
Vpt		10.0	-10.0	volts
WIDE	20.0/0.6			
Ids0		< 2.5	< 2.5	pA/um
LARGE	50/50			
Vth		0.70	-0.95	volts
Vjbkd		11.4	-11.7	volts
Ijlk		<50.0	<50.0	pA
Gamma		0.50	0.58	V^0.5
K' (Uo*Cox/2)		56.9	-18.4	uA/V^2
Low-field Mobility		474.57	153.46	cm^2/V*s

COMMENTS: XL\_AMI\_C5F

FOX TRANSISTORS	GATE	N+ACTIVE	P+ACTIVE	UNITS
Vth	Poly	>15.0	<-15.0	volts

PROCESS PARAMETERS	N+ACTV	P+ACTV	POLY	PLY2_HR	POLY2	MTL1	MTL2	UNITS
Sheet Resistance	82.7	103.2	21.7	984	39.7	0.09	0.09	ohms/sq
Contact Resistance	56.2	118.4	14.6		24.0		0.78	ohms
Gate Oxide Thickness	144							angstrom









PROCESS PARAMETERS	MTL3	N\PLY	N_WELL	UNITS
Sheet Resistance	0.05	824	815	ohms/sq
Contact Resistance	0.78			ohms

COMMENTS: N\POLY is N-well under polysilicon.
















CAPACITANCE PARAMETERS	N+ACTV	P+ACTV	POLY	POLY2	M1	M2	M3	N_WELL	UNITS
Area (substrate)	429	721	82		32	17	10	40	aF/um^2
Area (N+active)			2401		36	16	12		aF/um^2
Area (P+active)			2308						aF/um^2
Area (poly)				864	61	17	9		aF/um^2
Area (poly2)					53				aF/um^2
Area (metal1)						34	13		aF/um^2
Area (metal2)							32		aF/um^2
Fringe (substrate)	311	256			74	58	39		aF/um
Fringe (poly)					53	40	28		aF/um
Fringe (metal1)						55	32		aF/um
Fringe (metal2)							48		aF/um
Overlap (N+active)			206						aF/um
Overlap (P+active)			278						aF/um







































Basic Amplifier Gain Table

	CE/CS	CC/CD	CB/CG	CEwRE/CSwRS
	<div>BJT</div>  <div>MOS</div> 	<div>BJT</div>  <div>MOS</div> 	<div>BJT</div>  <div>MOS</div> 	<div>BJT</div>  <div>MOS</div> 
$A_V$	$-g_m R_C$ $\frac{I_{CQ} R_C}{V_t}$ $-\frac{2I_{DQ} R_D}{V_{EB}}$	$\frac{g_m}{g_m + g_E} \approx 1$ $\frac{I_{CQ} R_E}{I_{CQ} R_E + V_t}$ $\frac{2I_{DQ} R_E}{2I_{DQ} R_E + V_{EB}}$	$g_m R_C$ $\frac{I_{CQ} R_C}{V_t}$ $\frac{2I_{DQ} R_C}{V_{EB}}$	$-\frac{R_C}{R_E}$
$R_{in}$	$r_{\pi}$ $\frac{\beta V_t}{I_{CQ}}$ $\infty$	$r_{\pi} + \beta R_E$ $\beta \left( \frac{V_t}{I_{CQ}} + R_E \right)$ $\infty$	$g_m^{-1}$ $\frac{V_t}{I_{CQ}}$ $\frac{V_{EB}}{2I_{DQ}}$	$r_{\pi} + \beta R_E$ $\beta \left( \frac{V_t}{I_{CQ}} + R_E \right)$ $\infty$
$R_{out}$	$R_C$	$g_m^{-1}$ $\frac{V_t}{I_{CQ}}$ $\frac{V_{EB}}{2I_{DQ}}$	$R_C$	$R_C$

Dc and small-signal equivalent elements

	Element	ss equivalent	dc equivalent
dc Voltage Source	$V_{DC}$ 		$V_{DC}$ 
ac Voltage Source	$V_{AC}$ 	$V_{AC}$ 	
dc Current Source	$I_{DC}$ 		$I_{DC}$ 
ac Current Source	$I_{AC}$ 	$I_{AC}$ 	
Resistor	$R$ 	$R$ 	$R$ 

	Element	ss equivalent	dc equivalent
Capacitors	C Large 		
	C Small 		
Inductors	L Large 		
	L Small 		
Diodes			 Simplified
MOS transistors			 Simplified
			 Simplified
<hr/>			
	Element	ss equivalent	dc equivalent
Bipolar Transistors			 Simplified
			 Simplified
Dependent Sources			
			
			
<hr/>			