
# **CprE 381: Computer Organization and Assembly Level Programming, Spring 2019**

## Report – Project Part 3

Lab Partners		Sean Gordon		
Section	/Lab Time	<u>C/10:00</u>		
Canvas Grou	p ID	Team-8		


Refer to the highlighted language in the <u>Project 3</u> instruction for the context of the following questions.

a. [Part (a.2)] Provide a high-level schematic drawing of the interconnection between components.



b. [Part (a.3), Testing Program #1] Include an annotated waveform in your writeup and provide a short discussion of result correctness.


The file run here is "TestAllInstrNops.s"



As, throughout the running of the test, every instruction deposited the correct value into the correct register and every instruction that did not write to the RegFile performed its required function, I decree this test successful and the processor functional.

c. [Part (a.3), Testing Program #2-Bubble Sort] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness.

The file run here is "BubbleSortFancyNops.s"



Every loop annotated above is one run of the inner section of code in BubbleSortFancyNops.s. As when the final array was printed into registers 16-25 at the end of the program the numbers were in correct order, I decree this test successful and the processor functional.

- d. [Part (a.3), not to be graded] How did you modify the bubble and merge sort so that they avoid all control and data hazard? By inserting NOPs? Or, by rearranging some instruction? Inserted nops, it requires less movement.
- e. [Part (a.4)] Report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency the 3a processor can run on is 38.79 mHz. The critical path is the 'branch detection  $\rightarrow$  IF/ID reset' path, as the branch detection logic can only run after the falling edge of the clock due to the register file. The output is as follows:

#### Data Arrival Path:


Total	(ns)	Incr (ns)	Type	Element
-------	------	-----------	------	---------

10tai (ns)	Incr (ns) Type Element	
10.000	10.000 launch edge time	
19.731	9.731 F clock network delay	
19.963	0.232 uTco RegFile:regs NBitReg:\G1:25:regs o_Q[10]	Register File
19.963	0.000 FF CELL regs \G1:25:regs o_Q[10] q	and register
20.308	0.345 FF IC regs multiplexor2 Mux21~2 datac	multiplexor,
20.589	0.281 FF CELL regs multiplexor2 Mux21~2 combout	using the output
20.954	0.365 FF IC regs multiplexor2 Mux21~3 datad	of the regFile
21.104	0.150 FR CELL regs multiplexor2 Mux21~3 combout	decoder
22.161	1.057 RR IC regs multiplexor2 Mux21~6 datac	
22.448	0.287 RR CELL regs multiplexor2 Mux21~6 combout	
22.653	0.205 RR IC regs multiplexor2 Mux21~9 datad	
22.808	0.155 RR CELL regs multiplexor2 Mux21~9 combout	
23.012	0.204 RR IC regs multiplexor2 Mux21~19 datad	
23.167	0.155 RR CELL regs multiplexor2 Mux21~19 combout	
24.232	1	Comparing
24.661	0.429 RF CELL Equal0~6 combout	outputs from
25.099	0.438 FF IC Equal0~9 dataa	register file
25.452	0.353 FF CELL Equal0~9 combout	for branch
25.820	0.368 FF IC Equal0~20 datac	logic
26.101	0.281 FF CELL Equal0~20 combout	
26.339	0.238 FF IC IF_ID_Rst~0 datad	IF/ID reset
26.464	0.125 FF CELL IF_ID_Rst~0 combout	combination
28.950	2.486 FF IC IF_IDReg InstrReg o_Q~14 datad	logic
29.100	0.150 FR CELL IF_IDReg InstrReg o_Q~14 combout	
29.100	0.000 RR IC IF_IDReg InstrReg o_Q[28] d	
29.187	0.087 RR CELL PipRegIF_ID:IF_IDReg Reg32BitIF_ID:InstrR	Reg o_Q[28]

^^ Final reset signal, delayed with a reg to avoid issues with delta cycle delay f. [Part (b.5)] Update your global list of the datapath values and control signals that are required during each pipeline stage.

Incoming Signals per Section					
IF	ID	EXE MEM		WB	
JumpD	PC+4	ALUCtrl	MemWrite	RegWrite	
JumpAddrD	Instr	ALUSrc	ALUOut	MemToReg	
BranchCalcD	RegAddrWB	ReadData1	WriteData	ALUOut	
BranchAddrD	WriteValWB	ReadData2	RegAddr	InstrRead	
		Sextlmm	Lui	Lui	
		Rs	lmm	RegAddr	
		Rt		lmm	
		Rd			
		RegDst			
		lmm			

g. [Part (b.6.a)] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



h. [Part (b.6.b)] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.

Will probably do later. For now, the correct output of a fully functional pipelined processor below should suffice.

i. [Part (b.7.a)] List which instructions produce values, and what signals in the pipeline these correspond to.

Instr	Produce		Consumes		Consumes	
add	~	(Rd)	~	(Rs)	<b>✓</b>	(Rt)
addi	~	(Rt)	<b>&gt;</b>	(Rs)		
addu	~	(Rd)	<b>&gt;</b>	(Rs)	~	(Rt)
addiu	~	(Rt)	<b>&gt;</b>	(Rs)		
sub	<b>~</b>	(Rd)	<b>&gt;</b>	(Rs)	~	(Rt)
subu	~	(Rd)	>	(Rs)	~	(Rt)
and	~	(Rd)	<b>~</b>	(Rs)	<b>✓</b>	(Rt)
andi	~	(Rt)	<b>~</b>	(Rs)		
or	~	(Rd)	<b>~</b>	(Rs)	<b>✓</b>	(Rt)
ori	~	(Rt)	<b>~</b>	(Rs)		
nor	~	(Rd)	<b>~</b>	(Rs)	<b>✓</b>	(Rt)
xor	~	(Rd)	<b>~</b>	(Rs)	<b>✓</b>	(Rt)
sll	~	(Rd)	<b>~</b>	(Rt)		
srl	~	(Rd)	<b>&gt;</b>	(Rt)		
sra	~	(Rd)	<b>&gt;</b>	(Rt)		
slt	~	(Rd)	<b>✓</b>	(Rs)	<b>✓</b>	(Rt)
sltu	~	(Rd)	<b>✓</b>	(Rs)	<b>✓</b>	(Rt)
slti	~	(Rt)	<b>✓</b>	(Rs)		
sltiu	~	(Rt)	<b>~</b>	(Rs)		
lw		(Rt)	~	(Rs)		
lui	~	(Rt)				
SW			~	(Rs)		
			_			
beq	느늗		~	(Rs)		
bne			~	(Rs)		
j :-!		(0.04)				
jal		(\$31)		<i>(</i> 20.5)		
jr			<b>✓</b>	(Rs)		

- j. [Part (b.7.b)] List which of these same instructions consume values, and what signals in the pipeline these correspond to
  - All immediates are sent to "Imm", others are passed through Rs and Rt.
- k. [Part (b.7.c)] Come up with a generalized list of potential data dependencies. From this generalized list, select those dependencies that will require forwarding (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.
  - Any instruction that consumes a value produced by an instruction one or two prior will have a data dependency.

1. [Part (b.8)] Write a more generalized series of data forwarding and hazard detection logic equations based on the result from the previous part. These should be of the format of those found in P&H 4.7, but there will be several more types of dependencies to consider.

Pulled from my main schematic, the numbers refer to hazard signal superscripts:

Hazard Reference List:

```
1. These signals are used to forward ALU output, detected by:
  ID Rs == MEM RegAddr
                              <-- A (Same order for below)
  ID Rt == MEM RegAddr
                               <-- B (Same order for below)
  Operates iff MEM RegWrite == 1 and MEM RegAddr!= $0
2. These signals are used to forward ALU output, detected by:
  EXE Rs == MEM RegAddr
  EXE Rt == MEM RegAddr
  Operates iff MEM RegWrite == 1 and MEM RegAddr!= $0
3. These signals are used to forward DMem output, detected by:
  EXE Rs == WB RegAddr
  EXE Rt == WB RegAddr
Operates iff WB RegWrite == 1 and WB RegAddr!= $0
4. These signals are used to stall the pipeline. Used together, this
  holds current instr. in ID and lets EXE, MEM, & WB propagate.
  There are many situations where this is used, logic listed below:
  Branch/Jump needs ALU or DMem of prev instr. or
  ID Rs == EXE RegAddr
  ID Rt == EXE RegAddr
  Operates iff EXE RegWrite == 1 and EXE RegAddr!= $0
      (Checking EXE MemtoReg == 1 is redundant here)
  Branch/Jump needs DMem of instr. 2 prev
  ID Rs == MEM RegAddr
  ID Rt == MEM Reg Addr
  Operates iff MEM RegWrite == 1 and MEM RegAddr!= $0
         and MEM MemtoReg == 1
         and (not (ForwardA or ForwardB)) (1)
  ALU needs DMem of prev instr.
 (ALU <- DMem calculation must be done w/ ID, early enough to stall)
  ID Rs == EXE RegAddr
  ID Rt == EXE RegAddr
  Operates iff EXE RegWrite == 1 and EXE RegAddr!= $0
         and EXE MemtoReg == 1
         and (not (ForwardA2 or ForwardB2)) (<sup>2</sup>)
5. Beware, if stalling to forward for a branch or jump, PC will be stalled,
```

so the new address will not take unless PC stall is changed: PCStall = (Stall) or (Jump/Branch IF/ID reset signal)

- m. [Part (b.9)] Provide a high-level schematic drawing of the interconnection between components. Refer to main schematic below.
- n. [Part (b.10)] In your writeup, show the ModelSim output for each of the following tests, and provide a discussion of results correctness. It may be helpful to also annotate the waveform directly
  - a. Verify that your three test applications from Project Part 2 work on this processor without being modified.


Each of the files for part a was run directly from the Proj2 MARsWork testing directory.

The wlf form corresponding to this test is "Proj2 a3.wlf"

```
Please provide the assembly file to run.
Use unix style paths like: MARsWork/Examples/addiSeq.asm
>U:\cpre381\Proj2\cpre381-toolflow-release\MARsWork\Proj2Testing\a3.s
starting compilation...
Successfully compiled vhdl

Starting VHDL Simulation...
Successfully simulated program!

Victory!! Your processes matches MARS expected output with no mismatches!!
Press any key to close . . .
```




For every instruction, register 24 was updated with the correct value, so I would assume the processor was functioning correctly.

#### The wlf form corresponding to this test is "Proj2 b5.wlf"

```
Please provide the assembly file to run.
Use unix style paths like: MARsWork/Examples/addiSeq.asm
>U:\cpre381\Proj2\cpre381-toolflow-release\MARsWork\Proj2Testing\b5.s
starting compilation...
Successfully compiled vhdl

Starting VHDL Simulation...
Successfully simulated program!

Victory!! Your processes matches MARS expected output with no mismatches!!
Press any key to close . . .
```



Every branch/jump cleared the IF/ID pipeline register as intended, and skipped the 'got you' instructions inserted after the branches in the code, while every other instruction executed as intended, so I presume the processor was operating correctly.

#### The wlf form corresponding to this test is "Proj2\_b6.wlf"

```
Please provide the assembly file to run.

Use unix style paths like: MARsWork/Examples/addiSeq.asm

>U:\cpre381\Proj2\cpre381-toolflow-release\MARsWork\Proj2Testing\b6.s

starting compilation...


Successfully compiled vhdl

Starting VHDL Simulation...

Successfully simulated program!

Victory!! Your processes matches MARS expected output with no mismatches!!

Press any key to close . . .
```




Every instruction that was meant to run deposited the correct value into the correct register, while the jumps and branches ran at the correct times and reset the IF/ID register correctly, so I deem this test successful and this processor functional.

b. Create an application that tries to exhaustively test the forwarding and hazard detection capabilities of your pipeline.

Creating the extra tests for this writeup takes longer than it would take to physically run from the sun to the moon, and I have other things I need to do, so I just used fibonacci.asm for this section as that should *mostly* cover this requirement.

\*Note: MARS starts the program at instruction memory location 0x0040\_0000, while this processor starts the program at instruction memory location 0x0000\_0000, so when the processor performs 'jal', different values are written to register \$31, causing the error below.

Final section of "fibonacci.asm" displayed below:



The program completed with no real errors, meaning every jump, branch, register write, and otherwise was completed successfully, I deem this processor fully functional.


o. [Part (b.12)] Report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency the 3b processor can run on is 39.40 mHz. The critical path is the 'branch detection  $\rightarrow$  PC enable' path, as the branch detection logic can only run after the falling edge of the clock due to the register file. This PC logic is necessary so as not to stall the PC register during a forward if a branch or a jump needs to update its value (number 5 in hazard logic described above). The output is as follows:

## Data Arrival Path: Total (ns) Incr (ns) Type Flement

Total (ns)	Incr (ns) Type Element	
10.000	10.000 launch edge time	
19.315	9.315 F clock network delay	
19.547		Register File
19.547	8   8   2   1   1	and register
20.070	0.523 FF IC regs multiplexor1 Mux8~9 datad	multiplexor,
20.195	0.125 FF CELL regs multiplexor1 Mux8~9 combout	using the output
20.427	0.232 FF IC regs multiplexor1 Mux8~10 datac	of the RegFile
20.708	8 1 1	decoder
22.018	81 1	
22.299		
22.527	8 1 1	
22.652	8 1 1	
22.882	8 1	
23.032		
23.260	_   _ [ _ [ ]	Forwarding mux
23.415	_   _ L - J	for branch logic
23.641	1 1 1	Comparing
23.928	1 1	outputs from
24.627	1	register file
24.894	1 1 1	for branch
25.165	1	logic
25.515	1	
25.761	_ '	Branch OR
26.042		logic
27.070		IF/ID reset
27.350	'	logic
27.620	0.270 FF IC PCReg o_Q[0] ena	PC register
28.299	0.679 FF CELL NBitReg:PCReg o_Q[0]	enable logic

### **Main Schematic:**



\*Note: In the above schematic, I display the pipeline registers as updating on the falling edge of the clock, when in fact they update on the rising edge. This was simply something I forgot to change.

Link to schematic in draw.io:

 $\underline{https://drive.google.com/file/d/19Vn-4LoZGcJRO0gRVSQViPrvZdb4JGhl/view?usp=sharing}$