
EE 330 Lecture 43

Digital Circuits

- Optimally driving large capacitive loads
- Logic Effort
- Elmore Delay
- Power Dissipation

Overdrive Factors



Scaling widths of ALL devices by constant (W_{scaled}=WxOD) will change "drive" capability relative to that of the reference inverter but not change relative value of t_{HL} and t_{LH}

$$R_{PD} = \frac{L_{1}}{\mu_{n}C_{OX}W_{1}(V_{DD}-V_{Tn})} = \frac{R_{PD}}{QD}$$

$$R_{PDOD} = \frac{L_{1}}{\mu_{n}C_{OX}[OD \bullet W_{1}](V_{DD}-V_{Tn})} = \frac{R_{PD}}{QD}$$

$$R_{PDOD} = \frac{L_1}{\mu_n C_{OX} [OD \bullet W_1] (V_{DD} - V_{Tn})} = \frac{R_{PD}}{OD}$$

$$R_{PUD} = \frac{L_2}{\mu_p C_{OX} W_2 (V_{DD} + V_{Tp})} = \frac{R_{PU}}{OD}$$

$$R_{PUOD} = \frac{L_2}{\mu_p C_{OX} [OD \bullet W_2] (V_{DD} + V_{Tp})} = \frac{R_{PU}}{OD}$$

Scaling widths of ALL devices by constant will change FI by OD

$$\mathbf{C}_{\mathsf{IN}} \mathbf{=} \mathbf{C}_{\mathsf{OX}} \big(\mathsf{W}_{\mathsf{1}} \mathsf{L}_{\mathsf{1}} \mathbf{+} \mathsf{W}_{\mathsf{2}} \mathsf{L}_{\mathsf{2}} \big)$$




$$C_{\text{INOD}} = C_{\text{OX}} ([O D \bullet W_1] L_1 + [O D \bullet W_2] L_2) = O D \bullet C_{\text{IN}}$$

Propagation Delay with Over-drive Capability

Example

Compare the propagation delays. Assume the OD is 900 in the third case and 30 in the fourth case. Don't worry about the extra inversion at this time.



$$t_{PROP} = 900t_{REF}$$

$$\boldsymbol{t_{\text{PROP}}}\!=\!\!\boldsymbol{t_{\text{REF}}}+\boldsymbol{900t_{\text{REF}}}=\boldsymbol{901t_{\text{REF}}}$$

$$t_{\text{PROP}} \hspace{-0.1cm}=\hspace{-0.1cm} 900t_{\text{REF}} + t_{\text{REF}} = \hspace{-0.1cm} 901t_{\text{REF}}$$

$$t_{\text{PROP}} \hspace{-0.1cm}=\hspace{-0.1cm} 30t_{\text{REF}} + 30t_{\text{REF}} = 60t_{\text{REF}}$$

Note: Dramatic reduction in t_{PROP} is possible Will later determine what optimal number of stages and sizing is

Review from Last Time

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Will consider an example with the five cases

- Equal rise/fall (no overdrive)
- Equal rise/fall with overdrive
- Minimum Sized
- Asymmetric Overdrive
- Combination of equal rise/fall, minimum size and overdrive


Will develop the analysis methods as needed

Review from Last Time


Equal rise-fall gates, no overdrive

In 0.5u proc t_{REF} =20ps, C_{REF} =4fF, R_{PDREF} =2.5K

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)



Propagation Delay in Multiple-Levels of Logic with Stage Loading



- Equal rise/fall (no overdrive)
- Equal rise/fall with overdrive
- Minimum Sized
- Asymmetric overdrive
- Combination of equal rise/fall, minimum size and overdrive

$$t_{PROP} = t_{REF} \sum_{k=1}^{n} FI_{(k+1)}$$

$$t_{PROP} = t_{REF} \sum_{k=1}^{n} \frac{F_{l(k+1)}}{OD_{k}}$$

$$\mathbf{t}_{\mathsf{PROP}} = \mathbf{t}_{\mathsf{REF}} \bullet \left(\frac{1}{2} \sum_{k=1}^{n} \mathbf{F}_{\mathsf{I}(k+1)} \left(\frac{1}{\mathsf{OD}_{\mathsf{HLk}}} + \frac{1}{\mathsf{OD}_{\mathsf{LHk}}} \right) \right)$$

$$\mathbf{t}_{\mathsf{PROP}} = \mathbf{t}_{\mathsf{REF}} \bullet \left(\frac{1}{2} \sum_{k=1}^{n} \mathbf{F}_{\mathsf{I}(k+1)} \left(\frac{1}{\mathsf{OD}_{\mathsf{HLk}}} + \frac{1}{\mathsf{OD}_{\mathsf{LHk}}} \right) \right)$$

$$\mathbf{t}_{\mathsf{PROP}} = \mathbf{t}_{\mathsf{REF}} \bullet \left(\frac{1}{2} \sum_{k=1}^{n} \mathbf{F}_{\mathsf{I}(k+1)} \left(\frac{1}{\mathsf{OD}_{\mathsf{HLk}}} + \frac{1}{\mathsf{OD}_{\mathsf{LHk}}} \right) \right)$$


Summary: Propagation Delay in Multiple-Levels of Logic with Stage Loading

	=	1 1/3	$\begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \\ \\ \end{array} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	OD _{HL}
	Equal Rise/Fall	Equal Rise/Fall (with OD)	Minimum Sized	Asymmetric OD (OD _{HL} , OD _{LH})
C_{IN}/C_{REF}				
Inverter	1	OD	1/2	OD _{HL} +3 • OD _{LH}
NOR	$\frac{3k+1}{4}$	3k+1 • OD	1/2	4 OD _{HL} +3k ∙ OD _{LH}
NAND	$\frac{3+k}{4}$	3+k 4 • OD	1/2	4 k • OD _{HL} +3 • OD _{LH} 4
Overdrive				7
Inverter HL	1	OD	1	OD_HL
LH	1	OD	1/3	OD_LH
NOR HL	1	OD	1	OD_HL
LH	1	OD	1/(3k)	OD_LH
NAND HL	1	OD	1/k	OD_HL
LH	1	OD	1/3	OD_LH
t _{PROP} /t _{REF}	$\sum_{k=1}^n \textbf{F}_{\textbf{I}(k+1)}$	$\sum_{k=1}^{n} \frac{F_{l(k+1)}}{OD_k}$	$\boxed{\frac{1}{2}\sum_{k=1}^{n}F_{l(k+1)}\left(\frac{1}{OD_{HLk}}+\frac{1}{OD_{LHk}}\right)}$	$\frac{1}{2}\sum_{k=1}^{n}F_{I(k+1)}\left(\frac{1}{OD_{HLk}}+\frac{1}{OD_{LHk}}\right)$

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter


Propagation Delay with Multiple Levels of Logic



- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators


done partial

Example



Assume C_I = 1000C_{RFF}

Example




Assume C_L=1000C_{REF}

 $t_{PROP}=1000t_{REF}$

t_{PROP} is too long!

Example

Assume C_L=1000C_{REF}



$$\mathbf{t_{PROP}} = \mathbf{?}$$

$$\mathbf{t_{PROP}} = \mathbf{t_{REF}} \sum_{k=1}^{2} \frac{\mathbf{F_{I(k+1)}}}{\mathbf{OD_k}}$$


$$\mathbf{t_{PROP}} = \mathbf{t_{REF}} \left(\frac{1}{1} 1000 + \frac{1}{1000} 1000 \right) = \mathbf{t_{REF}} \left(1000 + 1 \right)$$

$$\mathbf{t_{PROP}} = \mathbf{t_{REF}} \left(1001 \right)$$

Delay of second inverter is really small but overall delay is even longer than before!

Example

Assume C_L=1000C_{REF}




$$\mathbf{t_{PROP}} = \mathbf{t_{REF}} \sum_{k=1}^{3} \frac{\mathbf{F_{I(k+1)}}}{\mathbf{OD_k}}$$

$$\mathbf{t_{PROP}} = \mathbf{t_{REF}} \left(\frac{1}{1} 10 + \frac{1}{10} 100 + \frac{1}{100} 1000 \right) = \mathbf{t_{REF}} \left(10 + 10 + 10 \right)$$

$$\mathbf{t_{PROP}} = \mathbf{30t_{REF}}$$

Dramatic reduction is propagation delay (over a factor of 30!)

What is the fastest way to drive a large capacitive load?



Need to determine the number of stages, n, and the OD factors for each stage to minimize t_{PROP} .


$$t_{PROP} = t_{REF} \sum_{k=1}^{n} \frac{F_{I(k+1)}}{OD_{k}} \qquad t_{PROP} = t_{REF} \sum_{k=1}^{n} \frac{\theta_{k}}{\theta_{k-1}}$$

where
$$\theta_0=1$$
, $\theta_n=C_L/C_{REF}$


This becomes an n-parameter optimization (minimization) problem!

Unknown parameters: $\{\theta_1, \theta_2, ... \theta_{n-1}, n\}$

An n-parameter nonlinear optimization problem is generally difficult !!!!




Order reduction strategy: Assume overdrive of stages increases by the same factor clear until the load



This becomes a 2-parameter optimization (minimization) problem ! Unknown parameters: $\{\theta, \Pi\}$


One constraint : $\theta^{n}C_{REF}=C_{L}$





Thus obtain an expression for t_{PROP} in terms of only θ

$$t_{PROP} = t_{REF} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{REF}} \right]$$




Is suffices to minimize the function

ffices to minimize the function
$$\frac{df}{d\theta} = \frac{\ln(\theta) - \theta \cdot \left(\frac{1}{\theta}\right)}{\left(\ln(\theta)\right)^2} = 0$$


$$\ln(\theta) - 1 = 0 \rightarrow \theta = e$$

$$n = \frac{1}{\ln(\theta)} \ln \left(\frac{C_L}{C_{REF}} \right) \rightarrow n = \ln \left(\frac{C_L}{C_{REF}} \right)$$




$$t_{PROP} = t_{REF} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{REF}} \right]$$


$$t_{\text{PROP}} = t_{\text{REF}} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_{\text{L}}}{C_{\text{REF}}} \right] \qquad t_{\text{PROP}} = t_{\text{REF}} e \left[\ln \frac{C_{\text{L}}}{C_{\text{REF}}} \right] = n\theta t_{\text{REF}}$$



- minimum at θ =e but shallow inflection point for 2< θ <3
- practically pick θ =2, θ =2.5, or θ =3
- since optimization may provide non-integer for n, must pick close integer



- Often termed a pad driver
- Often used to drive large internal busses as well
- Generally included in standard cells or in cell library
- Device sizes can become very large
- Odd number of stages will cause signal inversion but usually not a problem




Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter_{tn 0.5u proc t_per=20ps},

In 0.5u proc t_{REF} =20ps C_{REF} =4fF, R_{PDREF} =2.5K

$$n_{OPT} = ln \left(\frac{C_L}{C_{REF}} \right) = ln \left(\frac{10pF}{4fF} \right) = 7.8$$

Select n=8, θ =2.5

$$W_{nk} = 2.5^{k-1} \cdot W_{REF}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$$




Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter. In 0.5u proc t_{REF} =20ps,

$$C_{REF}=4fF,R_{PDREF}=2.5K$$
 $W_{nk}=2.5^{k-1} \bullet W_{REF},$ $W_{pk}=3 \bullet 2.5^{k-1} \bullet W_{REF}$ $W_{REF}=W_{MIN}$ $L_n=L_p=L_{MIN}$

k	n-channel		p-channel	
1	1	VVMIN	3	VVMIN
2	2.5	VVMIN	7.5	VVMIN
3	6.25	VVMIN	18.75	VVMIN
4	15.6	VVMIN	46.9	VVMIN
5	39.1	VVMIN	117.2	VVMIN
6	97.7	VVMIN	293.0	VVMIN
7	244.1	VVMIN	732.4	VVMIN
8	610.4	VVMIN	1831.1	VVMIN

Note devices in last stage are very large!




Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter_{tn 0.5u proc t_{pec}=20ps,}

$$C_{REF} = 4fF, R_{PDREF} = 2.5K$$
 $W_{nk} = 2.5^{k-1} \cdot W_{REF}, W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$

$$t_{PROP} \cong n\theta t_{REF} = 8.2.5 \cdot t_{REF} = 20t_{REF}$$

More accurately:

$$t_{PROP} = t_{REF} \left(\sum_{k=1}^{7} \theta + \frac{1}{\theta^7} \frac{C_L}{C_{REF}} \right) = t_{REF} \left(17.5 + \frac{1}{610} 2500 \right) = 21.6 t_{REF}$$



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter_{tn 0.5u proc tpee=20ps},

 $C_{REF} = 4fF, R_{PDREF} = 2.5K$ $W_{nk} = 2.5^{k-1} \cdot W_{REF}, W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$


If driven directly with the minimum-sized reference inverter

$$t_{PROP} = t_{REF} \frac{C_L}{C_{RFF}} = 2500 t_{REF}$$


Note an improvement in speed by a factor of


$$r = \frac{2500}{20} = 125$$

Pad Driver Size Implications




Consider a 7-stage pad driver and assume $\theta = 3$





Area of Last Stage Larger than that of all previous stages combined!



Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD

 Logical Effort
 - Elmore Delay
- Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

done partial

(Discussed in Chapter 4 of Text but definitions are not rigorous)

Propagation delay for equal rise/fall gates was derived to be

$$\mathbf{t}_{PROP} = \mathbf{t}_{REF} \sum_{k=1}^{n} \frac{\mathbf{F}_{l(k+1)}}{\mathbf{OD}_{k}}$$

Delay calculations with "logical effort" approach

Logical effort delay approach:

$$\mathbf{t}_{PROP} = \mathbf{t}_{REF} \sum_{k=1}^{n} \mathbf{f}_{k}$$

 $t_{PROP} = t_{REF} \sum_{k=1}^{n} f_k$ (t_{REF} scaling factor not explicitly stated in W_H textbook. As defined in W_H, f_k is dimensionless

where f_k is the "effort delay" of stage k

$$f_k = g_k h_k$$

g_k=logical effort

h_k=electrical effort

$$t_{PROP} = t_{REF} \sum_{k=1}^{n} f_k \qquad f_k = g_k h_k$$


f_k = "effort delay" of stage k

g_k=logical effort

h_k=electrical effort

Logic Effort is the ratio of the input capacitance of a gate to the input capacitance of an inverter that can deliver the same output current


Electrical Effort is the ratio of the gate load capacitance to the input capacitance of a gate



$$t_{PROP} = t_{REF} \sum_{k=1}^{n} f_k \qquad f_k = g_k h_k$$

Logic Effort (g) is the ratio of the input capacitance of a gate to the input capacitance of an inverter that can deliver the same output current

Electrical Effort (h) is the ratio of the gate load capacitance to the input capacitance of a gate



$$g_k = \frac{C_{IN_k}}{C_{REF} \cdot OD_k}$$

$$g_k = \frac{C_{IN_k}}{C_{REF} \cdot OD_k} \qquad h_k = \frac{C_{REF} \cdot FI_{k+1}}{C_{IN_k}}$$

$$t_{PROP} = t_{REF} \sum_{k=1}^{n} f_k \qquad f_k = g_k h_k$$

$$g_k = \frac{C_{IN_k}}{C_{REF} \cdot OD_k}$$

$$g_k = \frac{c_{IN_k}}{c_{REF} \cdot od_k} \qquad \qquad h_k = \frac{c_{REF} \cdot f_{I(k+1)}}{c_{IN_k}}$$

$$f_{k} = \left(\frac{c_{IN_{k}}}{c_{REF} \cdot c_{IN_{k}}}\right) \left(\frac{c_{REF} \cdot F_{I(k+1)}}{c_{IN_{k}}}\right)$$

$$f_k = \frac{F_{I(k+1)}}{OD_k}$$

$$t_{\mathsf{PROP}} = t_{\mathsf{REF}} \sum_{k=1}^{n} f_k = t_{\mathsf{REF}} \sum_{k=1}^{n} g_k h_k = t_{\mathsf{REF}} \sum_{k=1}^{n} \frac{F_{\mathsf{I}(k+1)}}{\mathsf{OD}_k}$$

$$t_{PROP} = t_{REF} \sum_{k=1}^{n} f_k = t_{REF} \sum_{k=1}^{n} g_k h_k = t_{REF} \sum_{k=1}^{n} \frac{F_{I(k+1)}}{OD_k}$$

- Note this expression is identical to what we have derived previously (t_{REF} scaling factor not included in W_H text)
- Probably more tedious to use the "Logical Effort" approach
- Extensions to asymmetric overdrive factors may not be trivial
- Extensions to include parasitics may be tedious as well
- Logical Effort is widely used throughout the industry

Digital Circuit Design

- Hierarchical Design
- Basic Logic Gates
- Properties of Logic Families
- Characterization of CMOS Inverter
- Static CMOS Logic Gates
 - Ratio Logic
- Propagation Delay
 - Simple analytical models
 - FI/OD
 - Logical Effort
 - Elmore Delay
 - Sizing of Gates
 - The Reference Inverter

- Propagation Delay with Multiple Levels of Logic
- Optimal driving of Large Capacitive Loads
- Power Dissipation in Logic Circuits
 - Other Logic Styles
 - Array Logic
 - Ring Oscillators

done partia

Elmore Delay Calculations




- Interconnects have a distributed resistance and a distributed capacitance

 Often modeled as resistance/unit length and capacitance per unit length
- These delay the propagation of the signal
- Effectively a transmission line
 - analysis is really complicated
- Can have much more complicated geometries




Elmore Delay Calculations


Can have much more complicated geometries




Elmore Delay Calculations








A lumped element model of transmission line




Even this lumped model is 4-th order and a closed-form solution is very tedious

Need a quick (and reasonably good) approximation to the delay of a delay line






A lumped element model of transmission line



Even this lumped model is 4-th order and a closed-form solution is very tedious

Need a quick (and reasonably good) approximation to the delay of a delay line





$$t_{PD} = \sum_{i=1}^{n} \left(C_i \sum_{j=1}^{i} R_j \right)$$


- It can be shown that this is a reasonably good approximation to the actual delay
- Numbering is critical (resistors and capacitors numbered from input to output)
- As stated, only applies to this specific structure

Elmore delay:
$$t_{PD} = \sum_{i=1}^{n} \left(C_i \sum_{j=1}^{i} R_j \right)$$

Note error in text on Page 161 of first edition of WH

$$t_{pd} = \sum_{i} R_{n-i} C_i = \sum_{i=1}^{N} C_i \sum_{j=i}^{i} R_j$$

Not detailed definition on Page 150 of second edition of WH



From Wikipedia:


Elmore delay[1] is a simple approximation to the delay through an RC network in an electronic system. It is often used in applications such as logic synthesis, delay calculation, static timing analysis, placement and routing, since it is simple to compute (especially in tree structured networks, which are the vast majority of signal nets within ICs) and is reasonably accurate. Even where it is not accurate, it is usually faithful, in the sense that reducing the Elmore delay will almost always reduce the true delay, so it is still useful in optimization.

[1] W.C. Elmore. The Transient Analysis of Damped Linear Networks with Particular Regard to

[1] W.C. Elmore. The Transient Analysis of Damped Linear Networks with Particular Regard to Wideband Amplifiers. J. Applied Physics, vol. 19(1), 1948.



Example:




Elmore delay:


$$t_{PD} = \sum_{i=1}^{4} \left(C_i \sum_{j=1}^{i} R_j \right)$$


$$t_{PD} = \sum_{i=1}^{4} \left(t_i \right)$$
where
$$t_{j} = C_i \sum_{j=1}^{4} R_j \quad j = 1, 2, 3, 4$$

What is really happening?


- Creating 4 first-order circuits
- Delay to V₁, V₂, V₃ and V₄ calculated separately by considering capacitors one at a time and assuming others are 0








Extensions:




Lumped Network Model:




Extensions:

1. Create a lumped element model




2. Identify te a path from input to output



Extensions:

3. Renumber elements along path from input to output and neglect off-path elements




4. Use Elmore Delay equation for elements on this RC network

$$t_{PD} = \sum_{i=1}^{4} \left(C_i \sum_{j=1}^{i} R_j \right)$$



How is a resistive load handled?


Example with resistive load:




Elmore delay:

$$t_{PD} = \sum_{i=1}^{4} \left(C_i \sum_{j=1}^{i} R_j \right)$$

where




With resistive load:



Simple Elmore delay:


$$t_{PD} = \sum_{i=1}^{n-1} \left(C_i \sum_{j=1}^{i} R_j \right) + C_n \left(\left(\sum_{j=1}^{n} R_j \right) / / R_L \right)$$


Actually, R_L affects all of the delays and a modestly better but modestly more complicated delay model is often used



How are the number of stages chosen?

- For hand analysis, keep number of stages small (maybe 3 or 4 for simple delay line) if possible
- If "faithfulness" is important, should keep the number of stages per unit length constant





$$t_{PROP} = \sum_{i=1}^{5} t_i$$

End of Lecture 43