


EE 330
Section 5, 8:00 am
Layout, DRC, and LVS

Sean Gordon
Sgordon4




Introduction:

This experiment vaguely focuses on the concept of integrated circuits and the use of cadence to create layouts. While the directions were difficult to follow as a beginner, they detail the link between layouts and their extracted views with the creation of several gates.

1. Creating a layout.



2. Extracted View.



The LVS job has completed. The net-lists match.




Run Directory: /home/sgordon4/ee330/LVS

Close

```
Getting layout proper bagGetting schematic proper bagGetting schematic proper bag
Getting schematic proper bag
Getting layout proper bagGetting layout proper bagLVS job is now started...
The LVS job has completed. The net-lists match.
```



Run Directory: /home/sgordon4/ee330/LVS

3. Using P Cells.



4. Nand xor Nor.

I built a Nand gate for this section of the lab



Transient Response

Thu Sep 19 09:00:21 2019 1

