
Homework 3 Fall 2017 TA: Robert Buckley

Problem 1:


$$Y = \overline{(AB + C)D}$$

One possible design with static CMOS gates,



This design uses 16 transistors.

The below is one design for a compound CMOS gate




This design uses 8 transistors

Problem 2:

$$Y_0 = \overline{A_0}(A_1 + \overline{A_2})$$

$$Y_1 = \overline{A_0} * \overline{A_1}$$




Problem 3:

For minimum sized 2 input NAND,


$$R_{SWN}=2k\Omega, R_{SWP}=6k\Omega, C=40fF$$

$$T_{HL} = 2 * R_{SWP} * C = 12k * 40f = 480 * 10^{-12} seconds = 480 pS$$

Problem 4





Problem 5



The second inverter is combined with the transmission gate, rather than two separate components.

Problem 6





Problem 8

Problem 9:

```
Each inverter has C_L = 1.5 \ fF + 1.5 \ fF = 3 fF total load capacitance C = 3 \ pF * 6 = 18 \ fF R_{SWp} = 6k\Omega \rightarrow T_{LH} = 6 \ k * 18 \ f = \frac{108 * 10^{-12} S = 108 \ pS}{100 \ mm}
```

Problem 10

Base Code

```
module NOR2 (i_A, i_B, o_F);
input i_A, i_B;
 2
3
            output o_F;
  4
5
            assign o_F = w(i_A||i_B);
  6
         endmodule
 module OR2 (i_A, i_B, o_F);
    input i_A, i_B;
    output o_F;
    wire A_nor_B;
    NOR2 nor0(.i_A(i_A), .i_B(i_B), .o_F(A_nor_B));
    NOR2 nor1(.i_A(A_nor_B), .i_B(A_nor_B), .o_F(o_F));
 endmodule
        module AND2 (i_A, i_B, o_F);
 1
 234567
           input i_A, i_B;
           output o_F;
           wire A_not, B_not;
       | NOR2 nor0(.i_A(i_A), .i_B(i_A), .o_F(A_not));

NOR2 nor1(.i_A(i_B), .i_B(i_B), .o_F(B_not));

NOR2 nor2(.i_A(A_not), .i_B(B_not), .o_F(o_F));
 8
 9
10
        endmodule
```

```
module Mux_2 1 (i_A, i_B, i_S, o_F);
  input [1:0] i_A, i_B;
  input i_S;
  output [1:0] o_F;
  wire [1:0] AS, BS;
  wire w_Sn;

NOR2 nor0(.i_A(i_S), .i_B(i_S), .o_F(w_Sn)) ;
  AND2 and0(.i_A(i_A[1]), .i_B(i_S), .o_F(AS[1]));
  AND2 and1(.i_A(i_A[0]), .i_B(i_S), .o_F(AS[0]));
  AND2 and2(.i_A(i_B[0]), .i_B(w_Sn), .o_F(BS[0]));
  AND2 and3(.i_A(i_B[0]), .i_B(w_Sn), .o_F(BS[0]));
  OR2 or0 (.i_A(AS[0]), .i_B(BS[0]), .o_F(o_F[0]));
  OR2 or1 (.i_A(AS[1]), .i_B(BS[1]), .o_F(o_F[1]));
endmodule
```

Test bench Code

```
module Mux_2_1_TB();
   reg [1:0] r_A, r_B;
   req r S;
   wire [1:0] w_F;
   initial
   begin
      r_A = 1'b0;
r_B = 1'b0;
      r[S = 1'b0;
   end
   always
      #10 r_S = ~r_S;
   always
      #20 r_A = r_A+1;
   always
      #40 r_B = r_B+1;
    \underbrace{\texttt{Mux}\_2\_1} \ \mathsf{testcomp} \left( .\ i\_\texttt{A}(r\_\texttt{A}), \ .\ i\_\texttt{B}(r\_\texttt{B}), \ .\ i\_\texttt{S}(r\_\texttt{S}), \ .\ o\_\texttt{F}(w\_\texttt{F}) \right); 
endmodule
```

Simulation results

