
```
library IEEE;
use IEEE.std_logic_1164.all;
entity DFF_sync is
   port(i_D : in std_logic;
            i_Clk : in std_logic;
            i_Rst : in std_logic;
            o_Q
                : out std_logic);
end DFF_sync;
architecture behavior of DFF_sync is
begin
      process(i_Clk, i_Rst)
      begin
            -- We are now asynchronously resettable
            if(i_Rst = '1') then
                  o_Q <= '0';
            elsif(rising_edge(i_Clk)) then
                  o_Q <= i_D;
            end if;
      end process;
end behavior;
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
entity Mux2to1Modded is
      port(i_A : in std_logic;
             i B : in std logic;
             i_S : in std_logic;
             o F : out std logic);
end Mux2to1Modded;
architecture dataflow of Mux2to1Modded is
begin
      o_F \leftarrow i_A \text{ when } (i_S = '0') \text{ else } i_B;
      --o_F <= (i_A and (not i_S)) or (i_B and i_S);
end dataflow;
```

```
library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
entity ClockDivider is
     port(i_Clk : in std_logic;
           i_Rst : in std_logic;
            i_Sel : in std_logic;
            o_F : out std_logic);
end ClockDivider;
architecture structure of ClockDivider is
     component DFF_sync
                : in std_logic;
i_Clk : in std_logic;
i_Rst : in std_logic;
        port(i_D
                o_Q
                            : out std_logic);
     end component;
     component Mux2to1Modded
                  : in std_logic;
        port(i_A
                end component;
     signal s_D1, s_D2 : std_logic;
     signal s_notD1, s_notD2 : std_logic;
begin
     DFF1: DFF_sync
     port map( i_D => s_notD1,
                      i_Clk => i_Clk,
                      i_Rst => i_Rst,
                      o_Q => s_D1);
     s_notD1 <= not s_D1;</pre>
     DFF2: DFF_sync
     port map( i_D => s_notD2,
```

end structure;



```
i_Rst => s_Rst,
                  i_Sel => s_Sel,
                  o_F \Rightarrow s_F);
     s_clk <= not s_clk after 500 ns;</pre>
process is
begin
     s_Rst <= '1';
     s_Sel <= '0';
   wait for 4 us;
     -- Reset everything
     -- Wait for four clock pulses
     s_Rst <= '0';
     s_Sel <= '0';
   wait for 4 us;
     -- Wait for four clock pulses
   s_Rst <= '0';
     s_Sel <= '1';
   wait for 4 us;
     -- Wait for four clock pulses
     s_Rst <= '1';
     s_Sel <= '0';
   wait for 4 us;
     -- Wait for four clock pulses
   s_Rst <= '1';
     s_Sel <= '1';
   wait for 4 us;
     -- Wait for four clock pulses
end process;
end behavior;
```