EE 330	Name
Exam 3	
Spring 2017	


Instructions: This is a 50 minute exam. Students may bring 3 page of notes (front and back) to this exam. There are 10 questions and 5 problems. The points allocated to each question and each problem are as indicated. Please solve problems in the space provided on this exam and attach extra sheets only if you run out of space in solving a specific problem.

If references to semiconductor processes are needed beyond what is given in a specific problem or question, assume a CMOS process is available with the following key process parameters;  $\mu_n C_{OX} = 100 \mu A/v^2$ ,  $\mu_p C_{OX} = \mu_n C_{OX}/3$ ,  $V_{TNO} = 0.5 V$ ,  $V_{TPO} = -0.5 V$ ,  $C_{OX} = 2 f F/\mu^2$ ,  $\lambda = 0$ , and  $\gamma = 0$ . If reference to a bipolar process is made, assume this process has key process parameters  $J_S = 10^{-15} A/\mu^2$ ,  $\beta = 100$  and  $V_{AF} = \infty$ . Specify clearly what process parameters you are using in any solution requiring process parameters. Also attached to this exam is a table discussed in class that relates to the basic amplifier configurations.

- 1. (2pts) Which of the basic MOS amplifiers is characterized by a high noninverting voltage gain?
- 2. (2pts) How much voltage gain is possible in a single-stage CE amplifier if current source biasing is used?
- 3. (2pts) The cascode amplifier is actually a cascade of two stages. What basic bipolar amplifier configuration is used as the first stage of a cascode amplifier?
- 4. (2pts) In class we were interested in the basic amplifier structures created with both bipolar and MOS devices but derived the two-port amplifier models for the bipolar amplifiers first. What was the major reason we derived the bipolar amplifier models before the MOS amplifier models?
- 5. (2pts) Though an NMOS process is less expensive than a CMOS process and though the area required for basic gates is physically smaller in the NMOS process, the CMOS process has been the dominant process for over two decades. What is the major reason that the CMOS process has become more dominant?


6. (2pts) What is one important reason that the designer would like the trip point of the basic CMOS inverter near $V_{\text{DD}}/2$ ?
7. (2pts) The polygons in a layout are a part of the Geometric Description File (GDF) for a design. Which of the 3 major hierarchical levels of a digital design corresponds to data in the GDF?
8. (2pts) When using the V <sub>TEST</sub> -I <sub>TEST</sub> method to derive the two-port amplifier models, what termination is placed on the input port when calculating the output impedance?
9. (2pts) What is the major reason current sources are preferred over resistors, capacitors, and dc voltage sources when biasing integrated amplifiers?
10. (2 pts) When discussing the SCR, it was observed that there is a really undesirable problem associated with the parasitic SCR that can be formed in a standard CMOS process. What is this problem and why is it bad?

**Problem 1** (16 Pts.) Consider a CMOS inverter shown in the dashed box below. Assume the inverter was designed with  $L_1=L_2=1\mu$ ,  $W_1=30\mu$ , and  $W_2=50\mu$  in a CMOS process with parameters given at the top of this exam. Derive the switch-level model shown in the right below for this CMOS inverter.




**Problem 2** (16 Pts.) Consider a CMOS inverter shown in the dashed box below. This circuit can also be used as an analog amplifier. In this application, the dc voltage source  $V_{TRIP}$  has the same value as the trip voltage of the circuit when used as a digital inverter.

- a) Draw the small-signal equivalent circuit in terms of the small-signal model parameters of the transistors (Since biased with  $V_{TRIP}$ ,  $M_1$  and  $M_2$  are operating in the saturation region).
- b) Derive the voltage gain in terms of the small-signal model parameters of the MOS transistors.



**Problem 3** (16 Pts.) Consider the following circuit. Assume the MOS transistors are operating in the saturation region, the BJT is operating in the forward active region, and the capacitors are large.


- a) Draw the small signal equivalent circuit
- b) Determine the small-signal voltage gain in terms of the small-signal model parameters.




**Problem 4** (16 Pts.) Design a current generator circuit that has output sinking currents of 5uA and 100uA. You have available MOS transistors, one resistor of value 100K, and a 5V dc voltage source.

**Problem 5** (16 Pts) Consider the following circuit. One period of the periodic voltage  $V_{AC}$  and  $V_{TRIG}$  are shown below. Assume  $V_{AC}=120\sin(120\pi t)$  and the magnitude of the gate trigger voltage of the Triac is 2V. Assume the gate trigger current is small.

- a) (12pts) Obtain an expression for and plot  $V_F(t)$  for one period of the controlling signal.
- b) (4 pts) Determine the quadrants of operation of the Triac



**Problem 6 Extra Credit** (10 Pts) Assume M3 and M4 are sized with W=1 $\mu$  and L=1 $\mu$ . Determine V<sub>OUT</sub> for one period of the excitation if V<sub>IN</sub>=2+2sin(100t).




## TRANSISTOR PARAMETERS W/L N-CHANNEL P-CHANNEL UNITS

MINIMUM Vth	3.0/0.6	0.78	-0.93	volts	
SHORT Idss Vth Vpt	20.0/0.6	0.69	-238 -0.90 -10.0	volts	
WIDE Ids0	20.0/0.6	< 2.5	< 2.5	pA/um	
LARGE Vth Vjbkd Ijlk Gamma	50/50	11.4	-0.95 -11.7 <50.0 0.58	volts pA	
<pre>K' (Uo*Cox/2) Low-field Mobility</pre>		56.9 474.57	-18.4 153.46	uA/V^2 cm^2/V*s	
COMMENTS: XL_AMI_C5F					
FOX TRANSISTORS Vth			P+ACTIVE <-15.0		
PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness	82.7 103.2 56.2 118.4	21.7 9	Y2_HR POL 84 39. 24.	7 0.09	MTL2 UNITS 0.09 ohms/sq 0.78 ohms angstrom
PROCESS PARAMETERS Sheet Resistance Contact Resistance		N\PLY 824	N_WELL 815	UNITS ohms/sq ohms	


COMMENTS:  $N\POLY$  is N-well under polysilicon.


CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active)	N+ACTV 429	P+ACTV 721	POLY 82 2401 2308	POLY2	M1 32 36	M2 17 16	M3 10 12	N_WELL 40	UNITS aF/um^2 aF/um^2 aF/um^2
Area (poly)				864	61	17	9		aF/um^2
Area (poly2)					53				aF/um^2
Area (metal1)						34	13		aF/um^2
Area (metal2)							32		aF/um^2
Fringe (substrate)	311	256			74	58	39		aF/um
Fringe (poly)					53	40	28		aF/um
Fringe (metal1)						55	32		aF/um
Fringe (metal2)							48		aF/um
Overlap (N+active)			206						aF/um
Overlap (P+active)			278						aF/um

## Basic Amplifier Gain Table



## Dc and small-signal equivalent elements





Page 11 of 11