Name _					
ISU ID	#				
Lab Se	ection (circle one—	-your exam will be	e given a 0 if you d	o this incorrectl	ly):
	A (W 10-Noon),	B (R 10-Noon),	C (F 10-Noon),	D (W 4-6)	

CprE 381 Computer Organization and Assembly Level Programming

Exam #2 4/1/2019 9:00-9:50AM

Directions: There are 4 questions in this exam. Each question is worth points indicated. You should roughly spend 1 minute for every two points—plan accordingly. If a problem appears to be hard, move on and come back. Please read the questions carefully. Show your work, including any assumptions you need to use to solve the problems.

Calculators should NOT be used.

Problem	Score	
1		/ 15 points
2		/ 25 points
3		/ 35 points
4		/ 25 points
Total		$\sqrt{100}$ points

1. FUNctional Unit Design (15 points).

Currently the rotate left (**rol**) instruction (see the below excerpt from an ISA manual) is a pseudoinstruction. You will consider implementing the hardware needed to support left rotates for a *4-bit data path* (this means that data elements such as general-purpose registers and ALU components are only four bits wide).

Rotate left

Rotate value in register rsrc1 left by the distance indicated by rsrc2 and put the result in register rdest.

Example:

```
rol $t1, $t0, 1
is assembled as
    sll $at,$t0,1
    srl $t1,$t0,3
    or $t1,$t1,$at
```

Implement a functional unit that does both rotate left.

- (a) How many levels/stages will be needed? Why? (5 points)
- (b) Draw a schematic of the rotate unit below. First, label the inputs and outputs including their widths. Second, draw the required levels of MUXs. Third, hook up the components—make sure the signals are clearly labeled. (10 points)


2. Processor Design (25 Points).

Modify the single-cycle datapath on the following page to include the minc instruction. A minc instruction reads the word pointed to by the src register, increments it by one, and stores it back into the src register. Specifically, it performs the following rtl:

$$R[rs] \leftarrow M[R[rs]] + 1$$

Assume that **minc** uses the I-format. Your modifications can include: severing wires, assigning wires values, adding mux inputs, adding wires, and duplicating any component in the below diagram (and adding corresponding control signals). Assign values to each control signal (both old and new).


Control Signal	Value
RegDst	
RegWrite	
ALUSrc	
ALUOp	
PCSrc	
MemWrite	
MemRead	
MemtoReg	



3. Pipelining (35 points).

We have developed a new 381 pipeline that includes a larger (and thus longer-latency) data memory component and a tightly-integrated multiplier functional unit. The latencies of each of the functional units are tabulated below. Because of the long latencies of the new functional units, the pipeline has been redesigned as shown below (note this is a high-level representation and doesn't include all of the control signals and MUXs).

Imem	Reg Read	ALU	MUL	DMem
10ns	5ns	9ns	28ns	22ns



(a) What is the cycle time of this processor? You may assume that pipeline registers and MUXs have negligible latencies. Why? (10 points)

(b) What is the maximum CPI of this new processor? Why? (5 points)

(c) Complete the table of read after write *data dependencies* in the following MIPS assembly code. You only need to include data dependencies through registers. (10 points)

1: mul \$t0, \$s0, \$s1 # Assume this to be a hardware implementation of the MIPS mul pseudoinstruction

2: sw \$t1, 0(\$t2)
3: lw \$t1, 4(\$t2)
4: addiu \$t2, \$t0, 4
5: xor \$t0, \$t1, \$t2
6: sllv \$t3, \$t0, \$t1

	Reading Instruction Mnemonic	Register	Writing Instruction Mnemonic
1	xor	\$t2	addiu
2			
3			
4			
5			

(d) For the sequence of instructions in (c), identify and *list* any data hazards for the pipeline described in (a). Demonstrate these hazards with a pipeline diagram (you must show where the hazard is). Assume no forwarding or stalling is implemented yet, but the register file will read the new value from a register that is written in the same cycle. (10 points)

Mnemonic	Cyc 1	Cyc 2	Cyc 3	Cyc 4	Cyc 5	Cyc 6	Cyc 7	Cyc 8	Cyc 9	Cyc 10	Cyc 11	Cyc 12	Cyc 13
mul	F	D	Е	M1	M2	W							

4. Performance (25 points).


You are designing an embedded system that takes pictures of your cat and automatically generates a cat meme. You are considering two different processors. The first processor is a traditional MIPS processor, while the second one also has SIMD (single instruction, multiple data) support. The processors have the following frequencies and CPIs:

Machine	CPU Speed	ALU	SIMD ALU	Load/Store	Branch/Jump
Original	2 GHz	2	-	3	1
w/ SIMD	???	1	1	2	2

Consider two familiar software implementations for summing all of the elements of a byte array (this operation, known as a "sum reduction," is common in matrix-vector applications such as neural network inference). Assume that register \$alcontains the value N.

Implement	ation 1 (no SIMD instruction	, ,
add	\$t0, \$zero, \$zero	add \$t0, \$zero, \$zero
add	\$t2, \$zero, \$zero	<pre>add \$t2, \$zero, \$zero</pre>
j	cond	j cond
loop:		loop:
addu	\$t1, \$a0, \$t0	addu \$t1, \$a0, \$t0
1b	\$t1, 0(\$t1)	lw \$t1, 0(\$t1)
addu	\$t2, \$t2, \$t1	<pre>raddu.qb \$t1, \$t1</pre>
addiu	\$t0, \$t0, 1	addu \$t2, \$t2, \$t1
cond:		addu \$t0, \$t0, 4
slt	\$t1, \$t0, \$a1	cond:
bne	\$t1, \$zero, loop	slt \$t1, \$t0, \$a1
exit:		<pre>bne \$t1, \$zero, loop</pre>
		exit:

(a) What is the CPI of the two processors on the above implementations (you should choose the appropriate implementation for each processor)? Since N may be very large, we can assume that the CPI is roughly the same as that of one iteration of the loop. SHOW YOUR WORK. (15 points)



MIPS Referen

add

addi

addiu Ι

addu

and

andi

beq

ial J

1w

slt

s11 R

srl

sh

sh

sub

BASIC INSTRUCTION FORMATS

26 25

opcode

opcode

subu

rs 21 20

FOR-

MAT

Ι

R PC=R[rs]

CORE INSTRUCTION SET

NAME, MNEMONIC

Add

And

Jump

Add Immediate

Add Unsigned

And Immediate

Branch On Equal

Jump And Link

Jump Register

Load Halfword

Load Linked

Load Word

Or Immediate

Set Less Than

Set Less Than Imm. slti

Set Less Than Unsig. sltu

Set Less Than Imm.

Unsigned

Shift Left Logical

Store Conditional

Store Halfword

Subtract Unsigned

Store Word

R

I

0

Subtract

Store Byte

Shift Right Logical

Nor

Or

Unsigned

Load Upper Imm.

Branch On Not Equal bne

Load Byte Unsigned 1bu

Add Imm. Unsigned

		1
nce	Data	

OPERATION (in Verilog)

R[rd] = R[rs] + R[rt]

R[rd] = R[rs] + R[rt]

R[rd] = R[rs] & R[rt]

if(R[rs]==R[rt])

if(R[rs]!=R[rt])

PC=JumpAddr

R[rt] = R[rs] + SignExtImm

R[rt] = R[rs] + SignExtImm

R[rt] = R[rs] & ZeroExtImm

PC=PC+4+BranchAddr

PC=PC+4+BranchAddr

R[31]=PC+8;PC=JumpAddr

+SignExtImm](7:0)}

+SignExtImm](15:0)}

R[rt] = M[R[rs] + SignExtImm]

R[rt] = M[R[rs] + SignExtImm]

 $R[rt]=\{24'b0,M[R[rs]]$

 $R[rt] = \{16'b0, M[R[rs]]$

 $R[rt] = \{imm, 16'b0\}$

 $R[rd] = \sim (R[rs] \mid R[rt])$

 $R[rt] = R[rs] \mid ZeroExtImm$

R[rd] = (R[rs] < R[rt]) ? 1 : 0

R[rt] = (R[rs] < SignExtImm)

R[rd] = (R[rs] < R[rt]) ? 1 : 0

M[R[rs]+SignExtImm](7:0) =

M[R[rs]+SignExtImm] = R[rt];

M[R[rs]+SignExtImm](15:0) =

M[R[rs]+SignExtImm] = R[rt]

(2) SignExtImm = { 16{immediate[15]}, immediate } (3) ZeroExtImm = { 16{1b'0}, immediate } (4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 } (5) JumpAddr = { PC+4[31:28], address, 2'b0 } (6) Operands considered unsigned numbers (vs. 2's comp.) (7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

R R[rd] = R[rs] - R[rt]

R R[rd] = R[rs] - R[rt](1) May cause overflow exception

rt

 $R[rd] = R[rt] \ll shamt$

R[rd] = R[rt] >>> shamt

?1:0

R[rt] = (R[rs] < SignExtImm)? 1 : 0 (2)

R[rt](7:0)

R[rt](15:0)

R[rt] = (atomic) ? 1 : 0

R[rd] = R[rs] | R[rt]

|--|

(1,2) 8_{hex}

> (2) 9_{hex}

(4)

(4)

(5) 2_{hex}

(5) 3_{hex}

(2)

(2,7)30_{hex}

OPCODE

/ FUNCT

(Hex)

0 / 21_{hex}

0 / 24_{hex}

 c_{hex}

4_{hex}

5_{hex}

0 / 08_{hex}

 24_{hex}

25_{hex}

fhex

 23_{hex}

0 / 25_{hex}

dhex

 $0/2a_{hex}$

 a_{hex}

 b_{hex} (2,6)

0 / 00_{hex}

0 / 02_{hex}

 28_{hex}

38_{hex}

29_{hex}

2b_{hex}

0 / 23_{hex}

funct

(2)

(2,7)

(2)

(2) (1) 0/22_{hex}

(6) 0 / 2b_{hex}

Double

Double

FP Subtract

Shift Right Arith.

(1) 0 / 20_{hex}

ARITHMETIC CORE IN	(2)	OPCODE		
			_	/ FMT /FT
	FOR-			/ FUNCT
NAME, MNEMONIC	MAT	OPERATION		(Hex)

ARITHMETIC CORE INSTRUCTION SET				
	FOR-			
NAME, MNEMONIC	MAT	OPERATION		
Branch On FP True holt	FI	if(FPcond)PC=PC+4+BranchAddr (4)	١	

ARITHMETIC CORE INSTRUCTION SET	(2) OPC
	/ FM
FOR-	/ FU

ARITHMETIC CORE INSTRUCTION SET	

True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	11/8/1/
False	bclf	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//-1a
ned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0//-1b
,	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
			(PEG 2 PEG 1 42) (PEG 2 PEG 1 42)	

11/11/--/2

11/10/--/1

11/11/--/1

0/--/-3

 $\{F[ft],F[ft+1]\}$

{F[ft],F[ft+1]}

OPERATION

Yes

Yes

Yes

if(R[rs] < R[rt]) PC = Label

if(R[rs]>R[rt]) PC = Label

 ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} -$

Branch On FP Divide

Divide Unsign FP Add Single FP Add ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} +$ add.d FR

11/11/--/0 Double $\{F[ft],F[ft+1]\}$ 11/10/--/y

FP Compare Single c.x.s* FR FPcond = (F[fs] op F[ft]) ? 1:0 $FPcond = ({F[fs],F[fs+1]}) op$ {F[ft],F[ft+1]})?1:0

FP Compare 11/11/--/yDouble * (x is eq. 1t, or 1e) (op is ==, <, or <=) (y is 32, 3c, or 3e)

div.s FR F[fd] = F[fs] / F[ft]

FP Divide Single 11/10/--/3 ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} /$ div.d FR 11/11/--/3

FP Divide

Double {F[ft],F[ft+1]}

mul.d FR

FP Subtract Single sub.s FR F[fd]=F[fs] - F[ft]

sub.d FR

sra R

NAME

29

30

31

\$sp

Branch Less Than

Branch Greater Than

FP Multiply Single mul.s FR F[fd] = F[fs] * F[ft] 11/10/--/2 FP Multiply ${F[fd],F[fd+1]} = {F[fs],F[fs+1]} *$

Load FP Single (2) 31/--/-lwc1 I F[rt]=M[R[rs]+SignExtImm]Load FP F[rt]=M[R[rs]+SignExtImm]; 35/--/--1dc1 Double F[rt+1]=M[R[rs]+SignExtImm+4]Move From Hi 0 /--/--/10 mfhi R R[rd] = HiMove From Lo mflo R R[rd] = Lo0 /--/--/12 Move From Control mfc0 R R[rd] = CR[rs]10 /0/--/0 Multiply mult R ${Hi,Lo} = R[rs] * R[rt]$ 0/--/-18 0 / 27_{hex} Multiply Unsigned multu R ${Hi,Lo} = R[rs] * R[rt]$ 0/--/--/19

> Store FP Single (2) 39/--/-swc1 Ι M[R[rs]+SignExtImm] = F[rt]Store FP M[R[rs]+SignExtImm] = F[rt]: 3d/--/-sdc1 Double M[R[rs]+SignExtImm+4] = F[rt+1]FLOATING-POINT INSTRUCTION FORMATS fmt fs fd funct opcode

R[rd] = R[rt] >> shamt

26 25 21.20 16 15 11 10 FI fmt ft immediate

opcode 26.25 21 20 16.15 PSEUDOINSTRUCTION SET

MNEMONIC

blt

bqt

Branch Less Than or Equal $if(R[rs] \le R[rt]) PC = Label$

	Branch Gre Load Imme	ater Than or diate		>=R[rt]) PC = Label immediate		
	Move		move $R[rd] =$	R[rs]		
REG	SISTER NA	AME, NUME	BER, USE, CALL CONVE	NTION		
	NAME	NUMBER	USE	PRESERVED ACROSS A CALL?		
	\$zero	0	The Constant Value 0	N.A.		
	\$at	1	Assembler Temporary	No		
	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No		
	\$a0-\$a3	4-7	Arguments	No		
	\$t0-\$t7	8-15	Temporaries	No		
	\$s0-\$s7	16-23	Saved Temporaries	Yes		
	\$t8-\$t9	24-25	Temporaries	No		
	\$k0-\$k1	26-27	Reserved for OS Kernel	No		
	\$gp	28	Global Pointer	Yes		

Stack Pointer

Frame Pointer

Return Address

26 25 21 20

16 15

			21.20 1			
	31 .	20 23	21 20 1	10 15		\$fp
	1			1.1		ψip
J	opcode			address		\$ra
						ріа
	31	26 25			0	
20	1.4 by Elcov	ior In	o All rights recomis	ed. From Patterson and I-	Jannassy Comput	ou Ouganization
<i>2</i> 0	1+ by Eisev	ici, III	ic. An rights reserve	eu. From Fatterson and F	remiessy, Comput	er Organization

rd

n and Design, 5th ed.

shamt

immediate

6 5

11 10

OPCOD	ES, BASI	CONVER	SI	ON, A	SCII	SYMB	OLS		3	
	(1) MIPS	(2) MIPS			Deci-		ASCII	Deci-	Hexa-	ASCII
opcode	funct	funct	Bi	nary	mal	deci-	Char-	mal	deci-	Char-
(31:26)	(5:0)	(5:0)				mal	acter		mal	acter
(1)	sll	add.f		0000	0	0	NUL	64	40	(a)
		sub.f		0001	1	1	SOH	65	41	A
j	srl	mul.f		0010	2	2	STX	66	42	В
jal	sra	div.f		0011	3	3	ETX	67	43	C D
beq	sllv	sqrt.f		0100 0101	5	5	EOT ENQ	69	44	E
bne blez	srlv	abs.f		0110	6	6	ACK	70	46	F
bgtz	srav	mov. f neg. f		0111	7	7	BEL	71	47	G
addi	jr	negy		1000	8	8	BS	72	48	H
addiu	jalr			1001	9	9	HT	73	49	I
slti	movz		00	1010	10	a	LF	74	4a	J
sltiu	movn			1011	11	b	VT	75	4b	K
andi	syscall	round.w.f	00	1100	12	С	FF	76	4c	L
ori	break	trunc.w.f		1101	13	d	CR	77	4d	M
xori		ceil.w.f		1110	14	e	SO	78	4e	N
lui	sync	floor.w.f		1111	15	f	SI	79	4f	O
	mfhi			0000	16	10	DLE	80	50	P
(2)	mthi			0001	17	11	DC1	81	51	Q
	mflo	movz.f		0010	18	12	DC2	82	52	R
	mtlo	movn.f		0011	19	13	DC3	83	53	S
				0100	20 21	14	DC4	84	54 55	T
				0101 0110	22	15 16	NAK SYN	85 86	56	U V
				0111	23	17	ETB	87	57	W
	mii] t			1000	24	18	CAN	88	58	X
	multu			1000	25	19	EM	89	59	Y
	div			1010	26	la	SUB	90	5a	ż
	divu			1011	27	1b	ESC	91	5b	Ĩ
	0210			1100	28	1c	FS	92	5c	-
				1101	29	1d	GS	93	5d	
				1110	30	1e	RS	94	5e	ÿ
			01	1111	31	1f	US	95	5f	
lb	add	cvt.s.f	10	0000	32	20	Space	96	60	-
lh	addu	cvt.d.f		0001	33	21	!	97	61	a
lwl	sub			0010	34	22	"	98	62	b
lw	subu			0011	35	23	#	99	63	С
lbu	and	cvt.w.f		0100	36	24	\$	100	64	d
lhu	or			0101	37	25	%	101	65	e
lwr	xor			0110	38	26	&	102	66	f
	nor			0111	39	27		103	67	g L
sb				1000	40	28 29	(104	68	h
sh swl	slt			1001 1010	41	29 2a)	105 106	69 6a	i
SWI	sltu			1010	42	2b	+	100	6b	j k
SW	SILU			1100	44	2c		107	6c	1
				1101	45	2d	,	109	6d	m
swr				1110	46	2e		110	6e	n
cache				1111	47	2f	,	111	6f	0
11	tge	c.f.f		0000	48	30	0	112	70	р
lwc1	tgeu	c.un.f		0001	49	31	1	113	71	q
lwc2	tlt	c.eq.f	11	0010	50	32	2	114	72	r
pref	tltu	c.ueq.f	11	0011	51	33	3	115	73	S
	teq	c.olt.f	11	0100	52	34	4	116	74	t
ldc1	-	c.ult.f	11	0101	53	35	5	117	75	u
ldc2	tne	c.ole.f		0110	54	36	6	118	76	v
		c.ule.f		0111	55	37	7	119	77	W
sc		c.sf.f		1000	56	38	8	120	78	X
swc1		c.ngle f		1001	57	39	9	121	79	У
swc2		c.seq.f		1010	58	3a	:	122	7a	Z
		c.ngl.f	11	1011	59	3b	;	123	7b	-{
, -		c.lt.f	11	1100	60	3c	<	124	7c	Į
sdc1		c.nge.f		1101	61	3d	= >	125	7d	}
sdc2		c.le.f c.ngt.f	11	1110 1111	62 63	3e 3f	> ?	126 127	7e 7f	~ DEL

(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if fmt(25:21)== $16_{\text{ten}} (10_{\text{hex}}) f = s$ (single); if $fmt(25:21)==17_{ten}(11_{hex}) f = d (double)$

IEEE 754 FLOATING-POINT STANDARD

 $(-1)^{S} \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127,

IEEE	IEEE 754 Symbols										
Exponent	Fraction	Object									
0	0	± 0									
0	≠0	± Denorm									
1 to MAX - 1	anything	± Fl. Pt. Num.									
MAX	0	±∞									
MAX	≠0	NaN									


S.P. MAX = 255, D.P. MAX = 2047


Double Precision Bias = 1023. **IEEE Single Precision and**

Double	Precision	Formats

S		Exponent		Fraction		7
31	30	23	22			ō
S		Exponent		Fraction	75	
- (2	(0		CO. C1			








DATA ALIGNMENT

	Double Word											
	Wo	rd		Word								
Halfw	Halfword		word	Hal	fword	Halfword						
Byte	Byte Byte By		Byte	Byte Byte		Byte	Byte					

Value of three least significant bits of byte address (Big Endian)

EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS



BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt Enable

EXCEPTION CODES

Name	Cause of Exception	Number	Name	Cause of Exception
Int	Interrupt (hardware)	9	Bp	Breakpoint Exception
Adei	Address Error Exception	10	DI	Reserved Instruction
Auel	(load or instruction fetch)	10	KI	Exception
AdES	Address Error Exception	1.1	CnII	Coprocessor
	(store)	11	СрС	Unimplemented
IDE	Bus Error on	1.2	Ov	Arithmetic Overflow
IDE	Instruction Fetch	12	Ov	Exception
DRE	Bus Error on	12	Tr	Trap
DDE	Load or Store	13	11	
Sys	Syscall Exception	15	FPE	Floating Point Exception
	Int AdEL AdES IBE DBE	AdE Address Error Exception (load or instruction fetch) AdBes Address Error Exception (store) Bus Error on Instruction Fetch Bus Error on Load or Store	Int	Int

SIZE PREFIXES

		PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
	103	Kilo-	К	210	Kibi-	Ki	1015	Peta-	P	250	Pebi-	Pi
	106	Mega-	М	220	Mebi-	Mi	1018	Exa-	Е	260	Exbi-	Ei
	10°	Giga-	G	230	Gibi-	Gi	1021	Zetta-	Z	270	Zebi-	Zi
Į	1012	Tera-	т	240	Tebi-	Ti	1024	Yotta-	Y	280	Yobi-	Yi

MIPS® DSP ASE Instruction Set Quick Reference

RD, RS, RT — DESTINATION (RD) AND SOURCE (RS, RT) REGISTERS

AC — ACCUMULATOR REGISTER (ACO – AC3)

C, CC — Carry (bit 13) and condition code flags (bits 24-27) in DSPControl register

POS, SIZE — POSITION AND SIZE (SCOUNT) FIELDS IN DSPCONTROL REGISTER

± — Signed operand/operation or sign extension

Ø — Unsigned operand/operation or zero extension
 x — Integer multiplication

● / • Fractional multiplication (implied shift left by 1 bit) with / without rounding

® / [] — ROUNDING AND SATURATION OPERATIONS

L/R — Left / right 16-bit part of a result or a register

LL, LR, RL, RR — THE FOUR BYTES IN A 32-BIT REGISTER, FROM LEFT (MSB) TO RIGHT (LSB)

BOUNDARY BETWEEN TWO OR FOUR SIMD ELEMENTS IN A REGISTER

:: — Concatenation of bit fields
R2 — DSP ASE Revision 2 instruction

Arithmetic Operations: 8-bit Data			
ABSQ_S.QB ^{R2}	Rd, Rs	$R_{\mathrm{D}_{\mathrm{XY}}} = [R_{\mathrm{S}_{\mathrm{XY}}}^{\pm}]$	$XY \in \{LL,LR,RL,RR\}$
ADDU.QB	Rd, Rs, Rt	$R_{\rm D_{XY}} = R_{\rm S_{XY}}^{\varnothing} + R_{\rm T_{XY}}^{\varnothing}$	$XY \in \{LL,LR,RL,RR\}$
ADDU_S.QB	Rd, Rs, Rt	$R_{\rm D_{XY}} = [R_{\rm S_{XY}}^{\varnothing} + R_{\rm T_{XY}}^{\varnothing}]$	$XY \in \{LL,LR,RL,RR\}$
ADDUH.QB ^{R2}	Rd, Rs, Rt	$R_{\rm D_{XY}} = (R_{\rm S_{XY}}^{\varnothing} + R_{\rm T_{XY}}^{\varnothing}) >> 1$	$XY \in \{LL,LR,RL,RR\}$
ADDUH_R.QB ^{R2}	Rd, Rs, Rt	$R_{\rm D_{XY}} = (R_{\rm S_{XY}}^{\varnothing} + R_{\rm T_{XY}}^{\varnothing} + 1^{\varnothing}) >> 1$	$XY \in \{LL,LR,RL,RR\}$
RADDU.W.QB	RD, RS	$R_{D} = R_{S_{LL}}^{\varnothing} + R_{S_{LR}}^{\varnothing} + R_{S_{RL}}^{\varnothing} + R_{S_{RR}}^{\varnothing}$	
REPL.QB	Rd, const8	$R_D = const8 \parallel const8 \parallel const8 \parallel const8$	
REPLV.QB	Rd, Rs	$R_D = R_{S_{7:0}} \parallel R_{S_{7:0}} \parallel R_{S_{7:0}} \parallel R_{S_{7:0}}$	
SUBU.QB	Rd, Rs, Rt	$R_{\rm D_{XY}} = R_{\rm S_{XY}}{}^{\varnothing} - R_{\rm T_{XY}}{}^{\varnothing}$	$XY \in \{LL,LR,RL,RR\}$
SUBU_S.QB	Rd, Rs, Rt	$R_{\rm D_{XY}} = [R_{\rm S_{XY}}^{\varnothing} - R_{\rm T_{XY}}^{\varnothing}]$	$XY \in \{LL,LR,RL,RR\}$
SUBUH.QB ^{R2}	Rd, Rs, Rt	$R_{\rm DXY} = (R_{\rm SXY}^{\varnothing} - R_{\rm TXY}^{\varnothing}) >> 1$	$XY \in \{LL,LR,RL,RR\}$
SUBUH_R.QB ^{R2}	Rd, Rs, Rt	$R_{\mathrm{DXY}} = (R_{\mathrm{SXY}}^{\varnothing} - R_{\mathrm{TXY}}^{\varnothing} + 1^{\varnothing}) >> 1$	$XY \in \{LL,LR,RL,RR\}$