

Problem 1:

$$\text{Area of one transistor} = 10 \text{ nm} * 10 \text{ nm} * 10 = 1000 \text{ nm}^2$$

$$\text{Diameter of wafer} = 3.048 * 10^8 \text{ nm}$$

$$\text{Area of wafer} = \left( \frac{3.048 * 10^8}{2} \right)^2 * \pi = 7.297 * 10^{16} \text{ nm}^2$$

$$\text{Number of dies} = \frac{7.297 * 10^{16} \text{ nm}^2}{1000 * 1000 \text{ nm}^2} = 3.649 * 10^{10} \frac{\text{dies}}{\text{wafer}}$$

Problem 2:

$$\text{The } \frac{\text{cost}}{\text{die}} = \frac{\$3500}{3.649 * 10^{10}} = \frac{\$9.592 * 10^{-8}}{\text{die}}$$

Problem 3

Assuming that a circular ink drop diameter is 100  $\mu\text{m}$ :

$$\text{Area} = \left( \frac{100 * 10^{-6}}{2} \right)^2 * \pi = 7.854 * 10^9 \text{ nm}^2$$

$$\text{Number of transistors} = \frac{7.854 * 10^9 \text{ nm}^2}{1000 \text{ nm}^2} = 7.854 * 10^6$$

Problem 4:

Some can be turned off when not needed. Lower frequency means less power consumed by parasitics.

Problem 5:

Feature size of 10 nm process = 10 nm

Diameter of a silicon atom = 210 pm = 0.210 nm

$$\frac{10 \text{ nm}}{.210 \text{ nm}} = 47.62 \text{ times larger.}$$

Diameter of SiO<sub>2</sub> about 310 pm = .310 nm

$$\frac{10 \text{ nm}}{.310 \text{ nm}} = 32.26 \text{ times larger.}$$

Diameter of a human hair = 100  $\mu\text{m}$  = 100,000 nm

$$\frac{10 \text{ nm}}{100,000 \text{ nm}} = \frac{1}{1000} \text{ the diameter of a human hair.}$$

#### Problem 6

Intel: \$59.38 Billion

Saudi Aramco: \$311 Billion

Nestle \$92.55 Billion

#### Problem 7:

a) Feature size = 14nm

b) Die area = 82  $\text{mm}^2$

c) Transistor area =  $\frac{82 \text{ mm}^2}{1,400,000,000} = 58.572 * 10^3 \text{ nm}^2$

d) Active Area = 14 nm \* 14 nm = 196  $\text{nm}^2$

$$\frac{\text{Active Area}}{\text{Average Area}} = \frac{196 \text{ nm}}{58,572 \text{ nm}} = 0.003345 = 0.335\% \text{ of the average area is active area}$$

This can also be read as the average area is 298.8 times the active area.

#### Problem 8:

a) For Core Intel i7 3930k P = 123.69W

$$\text{Current at 1.2V} = I = \frac{P}{V} = \frac{123.69\text{W}}{1.2\text{V}} = 103\text{A}$$

b) For gold wire  $\rho = 1.16\Omega/\text{inch}$

$$R = \rho * L = 1.16\Omega * \frac{1}{2} = 0.58\Omega$$

$$V = I * R = 59.78\text{V}$$

c) Power Dissipated =  $P = I^2 * R = 103^2 * 0.58 = 6153 \text{ W}$

d) Fusing Current = 0.6~0.7 A

Actual Current = 0.06~0.07 A

$$\text{Number of wires} = \frac{103}{.06} \sim \frac{103}{.07} = 1471 \sim 1717 \text{ gold wired}$$

Problem 9:

Type	Storage Density (Bit/cm <sup>2</sup> )	Cost of Storage (\$/bit)	
CD	10 <sup>7</sup>	10 <sup>-11</sup>	
DVD	10 <sup>8</sup>	10 <sup>-12</sup>	Lowest
Blue Ray	10 <sup>9</sup>	10 <sup>-12</sup>	Lowest
Hard Disk	10 <sup>10</sup>	10 <sup>-12</sup>	Lowest
SRAM	10 <sup>7</sup>	10 <sup>-6</sup>	Highest
DRAM	10 <sup>9</sup>	10 <sup>-9</sup>	
FLASH	10 <sup>10</sup>	10 <sup>-10</sup>	

$$\text{Ratio} = \frac{10^{-6}}{10^{-12}} = 10^6$$

Problem 11:

Techcrunch and HIS Markit report approximately 6.1 billion smartphones will be in use by 2020.

Problem 12:

From Gartner.com

Android      81.7%

iOS            17.9%

Windows     0.3%

BlackBerry   0.0%

Other          0.1%

Problem 13:

From Gartner.com

Worldwide Smartphone sales in 2016 – 1,495,358,000

Worldwide Smartphone users in 2016 – 2,100,000,000

About 70% of smartphone users bought a new phone in 2016. This creates a large market potential each year and implies the useful life of a smartphone is about 1 – 2 years.

Problem 14:

$$\text{Number of full time engineers} = \frac{\$500 * 1 * 1495358000}{\$60000} = 1.25 * 10^6 \text{ engineers}$$

Problem 15:

Area of Skylane Chip = 82 mm<sup>2</sup>

$$\text{a) Number of Skylane Chips/wafer} = \frac{\left(\frac{450 \text{ mm}^2}{2}\right) * \pi}{82 \text{ mm}^2} = 1939$$

$$\text{b) Cost} = \frac{\$2500}{1940 * 0.9} = \frac{\$1.43}{\text{chip}}$$

Problem 16:

```
h /home/jaaymond/ee330/verilog/EE330Homework/
Ln#
1  `timescale 1ns/1ps
2
3  module HW1_2NOR(iA, iB, out);
4      input iA, iB;
5      output out;
6      wire out;
7
8      assign out = ~(iA | iB);
9  endmodule
10
11
12
```

```
h /home/jaaymond/ee330/verilog/EE330Homework/
Ln#
1  `timescale 1ns/1ps
2
3  module HW1_3AND(iA, iB, iC, out);
4      input iA, iB, iC;
5      output out;
6      wire out;
7
8      assign out = iA*iB*iC;
9  endmodule
10
11
```

[h](#) /home/jaaymond/ee330/verilog/EE330Homework/HW1\_tb.v (/HW1\_tb) - Defau

```

Ln#
1  `timescale 1ns/1ps
2  module HW1_tb();
3      reg a, b, c;
4      wire oAnd, oNor;
5      HW1_3AND myAnd( .iA(a), .iB(b), .iC(c), .out(oAnd) );
6      HW1_2NOR myNor( .iA(a), .iB(b), .out(oNor) );
7
8      initial
9      begin
10         a = 1'b0; b = 1'b0; c = 1'b0;
11         #20;
12         a = 1'b0; b = 1'b0; c = 1'b1;
13         #20;
14         a = 1'b0; b = 1'b1; c = 1'b0;
15         #20;
16         a = 1'b0; b = 1'b1; c = 1'b1;
17         #20;
18         a = 1'b1; b = 1'b0; c = 1'b0;
19         #20;
20         a = 1'b1; b = 1'b0; c = 1'b1;
21         #20;
22         a = 1'b1; b = 1'b1; c = 1'b0;
23         #20;
24         a = 1'b1; b = 1'b1; c = 1'b1;
25
26     end
27
28 endmodule
29

```

