

N-type

P-Channel MOSFET

Positive - When resist is exposed to UV, becomes more soluble. Mask therefore holds exact pattern of what will remain.

Negative - When exposed, polymerizes and developer solution removes

only unexposed portions. Leaves 'negative' of pattern to be transferred.

Deposition

Application of something to the surface of the silicon wafer or substrate

Layers 15A to 20u thick

Methods

- Physical Vapor Deposition (nonselective)
 - Evaporation/Condensation
 - Sputtering (better host integrity)
- Chemical Vapor Deposition (nonselective)
 - · Reaction of 2 or more gases with solid precipitate
 - · Reduction by heating creates solid precipitate (pyrolytic)
- Screening (selective)
 - · For thick films
 - · Low Tech, not widely used today

Implantation


Application of impurities into the surface of the silicon wafer or substrate

- Individual atoms are first ionized (so they can be accelerated)
- Impinge on the surface and burry themselves into the upper
- Often very shallow but with high enough energy can go modestly deep
- Causes damage to target on impact
- Annealing heals most of the damage
- Very precise control of impurity numbers is possible
- Very high energy required
- High-end implanters considered key technology for national

Etching

Selective Removal of Unwanted Materials

- > Wet Etch
 - Inexpensive but under cutting a problem
- > Dry Etch
 - Often termed ion etch or plasma etch



Controlled Migration of Impurities

- Time and Temperature Dependent
- Both vertical and lateral diffusion occurs
- Crystal orientation affects diffusion rates in lateral and vertical dimensions

Diffusion

- Materials Dependent
- Subsequent Movement
- Electrical Properties Highly Dependent upon Number and Distribution of **Impurities**
- Diffusion at 800°C to 1200°C

Source of Impurities

- Deposition
 - Ion Implantation
 - Depth depending on ion speed/enery
 - More accurate control of doping levels
 - Fractures silicon crystaline structure during implant
 - Annealing occurs during diffusion
- Types of Impurities
- n-type Arsenic, Antimony, Phosphorous
- p-type Gallium, Aluminum, Boron

SiO₂ is widely used as an insulator Excellent insulator properties

Used for gate dielectric

Gate oxide layers very thin

Used to separate devices by raising threshold voltage

Oxidation

Actual

Growth

Desired

Growth

Grows slowly to allow alignmnt with substrate

Impurities often added during growth

Bird's

Beaking


Single Crystaline

Extension of Substrate

Epitaxial Layer

Commonly used in bipolar processes

- termed field oxide
- field oxide layers very thick Methods of Oxidation
- Thermal Growth (LOCOS)
 - · Consumes host silicon
 - x units of SiO₂ consumes .47x units of Si
 - Undercutting of photoresist
 - · Compromises planar surface for thick layers
 - Excellent quality
- Chemical Vapor Deposition
 - Needed to put SiO₂ on materials other than Si



Polysilicon

Elemental contents identical to that of single crystaline silicon

- Electrical properties much different
- If doped heavily makes good conductor
- If doped moderately makes good resistor
- Widely used for gates of MOS devices
- Widely used to form resistors
- Grows fast over non-crystaline surface
- Patterned with Photoresist/Etch process
- Silicide often used in regions where resistance must be small
 - · Refractory metal used to form silicide
 - Designer must indicate where silicide is applied (or blocked)

Metalization

Aluminum widely used for interconnect Copper often replacing aluminum in recent

Must not exceed maximum current density - around 1ma/u for aluminum and copper

Ohmic Drop must be managed

Parasitic Capacitances must be managed Interconnects from high to low level metals

require connections to each level of metal Stacked vias permissible in some processes used to pattern copper

Patterned Photoresist Contact Metal applied **openi**ng entire surface after SiO, etch

- Aluminum usually deposited uniformly over entire surface and etched to remove unwanted - Mask is used to define area in photoresist

where aluminum is to be removed

- Plasma etches not effective at removing copper bc of absence of volatile compounds
- Barrier metal layers needed to isolate silicon from migration of copper atoms

Damascene or Dual Damascene processes

Multi-Lvl Interconnects


Interconnect Capacitance

TCR=?ppm/°C

Temp. Coefficients 4 Res. & Cap.

TCR=(1/R*dR/dT) * 106 ppm/°C

 $R(T_2) \approx R(T_1)[1 + (T_2 - T_1)(TCR/10^6)]$




Interconnect Resistance

R = $(L/(H^*W))^*\rho \|\rho/H=Sheet Res.=R_g$ $R = (L/W)*R_{SH}$ Only part of sqr \rightarrow

#Sqrs Method: #Sqr*R_{SH}

Determine the resistance and capacitance of a Poly interconnect that's 0.6u wide and 800u long and compare that with the same interconnect if M1 were used.



 $A=(0.6\mu)(800\mu)=480\mu^2$ $R_{max} = n_m R_m = 7.7 \cdot 1333 = 10.3 \text{K}\Omega$

 $C_{P-SUB} = A \cdot C_{DPS} = 480 \mu^2 \cdot 103 a F \mu^2 = 49.4 f F$

Nedge TCR can be substituted w/ VCR, then substitute all Ts with Vs Bump Wire

Bonding