
EE 330 Assignment 12 Spring 2018 Due Monday April 9 Reposted 4-5-9AM

Solve Problems 1 – 13. The remaining problems are practice problems and will not be collected. Unless specified to the contrary, assume all n-channel MOS transistors have model parameters  $\mu_n C_{OX}$  = 350 $\mu$ A/V² ,V<sub>Tn</sub> = 0.5V, all p-channel transistors have model parameters  $\mu_p C_{OX}$  = 70 $\mu$ A/V² ,V<sub>Tp</sub>= -0.5V, and all JFET devices are from a process with I<sub>DSSn0</sub>= 100 $\mu$ A, I<sub>DSSp0</sub>= 30 $\mu$ A,V<sub>Pp</sub>=1V, V<sub>Pn</sub>=-1V, and ,  $\lambda$ =0. In this process, assume that for all MOS devices, L<sub>MIN</sub>=W<sub>MIN</sub>=0.18 $\mu$ , and V<sub>DD</sub>=2V. Assume also that a bipolar process is available with parameters J<sub>S</sub>= 10<sup>-14</sup>A/ $\mu$ ² and  $\beta_n$ =100 and  $\beta_p$ = 40. Unless stated to the contrary, assume the output conductance of the BJT and the MOSFET are characterized, respectively, by V<sub>AF</sub>=100V and  $\lambda$ =.01V<sup>-1</sup>.

## **Problem 1** Determine I<sub>OUT</sub>.



Problem 2 Assume you have available a 10mA sourcing current (one end connected to  $V_{DD}$ ).


- a) Design a current mirror that provides two outputs, a sinking current of 500uA and a sourcing current of 20mA using MOS transistors. You have one power supply in your design.
- b) What is the maximum voltage for the 20mA current source for your design if it is to work as a current mirror.

**Problem 3** Design a noninverting amplifier with a nominal gain of 10 that has an input impedance that is between 100K and 200K that can drive a 5K resistive load using MOS transistors, resistors, capacitors, and one dc voltage source. Verify your design analytically and with SPICE.

**Problem 4** A potential layout strategy for a basic current mirror is shown below where the mirror gain is determined by the W/L ratio of the layout on the right to the W/L ratio of the layout on the left. If an n-channel current mirror is designed using this layout approach with an ideal


mirror gain of 
$$M = \frac{W_2}{L_2}$$
 and with nominal values of L<sub>1</sub>=L<sub>2</sub>=4u and W<sub>1</sub>=2u, W<sub>2</sub>=10u, determine the actual mirror gain if the field evide engrees because the active region result

determine the actual mirror gain if the field oxide encroachment into the active region results in an inward movement of the edges of  $0.1\mathrm{u}$ .




**Problem 5** Assume the MOS transistors are all operating in the saturation region and the MOS transistors are all operating in the Forward Active region.

- a) Determine the output voltages  $V_{01}$  and  $V_{02}$  in terms of the MOS device dimensions, W and L, the emitter areas, and the resistor variables  $R_1$ ,  $R_2$ , and  $R_3$ .
- b) If  $R_1$ =60K,  $A_{E1}$ = $A_{E2}$ =100 $\mu^2$ ,  $A_{E3}$ =25  $\mu^2$ ,  $A_{E4}$ =300  $\mu^2$ ,  $W_5$ =10 $\mu$ ,  $U_5$ =1 $\mu$ ,  $U_6$ =16 $\mu$ ,  $U_6$ =4 $\mu$ , Determine  $U_6$  and  $U_{01}$ =3V and  $U_{02}$ =6V.




**Problem 6** Consider the following amplifier structure where all devices are operating in the saturation region


- a) Determine the small signal voltage gain in terms of the small-signal model parameters of the transistors.
- b) Assume V<sub>DD</sub>=2V, I<sub>1</sub>=500uA, and the quiescent current in transistors M<sub>1</sub>,M<sub>4</sub>, and M<sub>5</sub> is 500uA. Numerically determine the small signal voltage gain if the quiescent voltage on the gate of M<sub>4</sub> is 1V, the voltage on the gate of M<sub>5</sub> is 1.3V, and the quiescent output voltage is 0.7V. Be sure to use the model parameters given at the top of page 1 when solving this problem.




**Problem 7** Determine the small signal voltage gain in terms of the small signal model parameters of the devices. Assume the MOS transistors are operating in the saturation region and the bipolar transistor is operating in the forward active region. Assume the MOS transistors are in a 0.5u CMOS process with  $\mu_n C_{OX} = 100 \mu A/v^2$ ,  $\mu_p C_{OX} = \mu_n C_{OX}/3$ ,  $V_{TNO} = 0.5V$ , and  $V_{TPO} = 0.5V$ .



**Problem 8** If the component values for the circuit in the previous problem are as shown below, numerically determine the small-signal voltage gain. Assume the MOS transistors are operating in the saturation region and the bipolar transistor is operating in the forward active region. Assume the MOS transistors are in a 0.5u CMOS process with  $\mu_n C_{OX} = 100 \mu A/v^2$ ,  $\mu_p C_{OX} = \mu_n C_{OX}/3$ ,  $V_{TNO} = 0.5V$ , and  $V_{TPO} = -0.5V$ .




**Problem 9** Determine the small signal voltage gain in terms of the small signal model parameters of the devices. Assume the MOS transistors are operating in the saturation region and the bipolar transistor is operating in the forward active region.



**Problem 10** Design a noninverting amplifier using Bipolar transistors with a nominal voltage gain of 40 that has an input impedance larger than 200K and that can drive a 1K load resistor. Verify your design analytically and with SPICE.


**Problem** 11 Assume the width of  $M_2$  is selected so that the quiescent collector voltage of  $Q_1$  is 0V and assume the capacitors  $C_1$  and  $C_2$  are large.

- a) Determine the small signal voltage gain in terms of the small-signal model parameters and the resistor values in the circuit.
- **b)** Determine the voltage  $v_{\text{OUT}}$  if  $v_{\text{in}}$ =0.01sin1000t.



**Problem 12** Assume the BJTs are operating in the forward active region and the MOS device is in saturation. Assume all capacitors are very large.


- a) Draw the small signal equivalent circuit.
- b) Determine an expression for the small-signal voltage gain in terms of the small-signal model parameters of the transistors and the passive components




**Problem 13** Assume you have available a 4mA sourcing current (one end connected to  $V_{DD}$ ) and a single dc voltage source,  $V_{DD}$ .

- a) Design a current mirror that provides a sinking current of 200uA using MOS transistors.
- b) What is the minimum voltage of the 200uA current source in your design for it to still work as a current mirror.


**Problem 14** Assume the following circuits are all sized and biased so that all transistors are in the saturation region. Determine the small signal voltage gain in terms of the small signal device parameters and make a quantitative comparison of the relative gains of the three circuits



**Problem 15** Determine V<sub>OUT</sub>.




**Problem 16** Determine V<sub>OUT</sub>.



**Problem 17** Design a current generator circuit that has output sinking currents of 10uA and 50uA. You have available MOS transistors, one resistor of value 200K, and a 5V dc voltage source.


**Problem 18** Assume the BJTs are operating in the forward active region and the MOS device is in saturation. Assume all capacitors are very large.

- a) Draw the small signal equivalent circuit.
- b) Determine an expression for the small-signal voltage gain in terms of the small-signal model parameters of the transistors and the passive components
- c) Express the small signal voltage gain in terms of the quiescent values of  $I_{C1}$ ,  $I_{D1}$ ,  $I_{C2}$ , and the device model parameters (i.e. no small-signal parameters)



## **Problem 19**

- a) If the current I<sub>BIAS</sub> is selected so that the quiescent output voltage is 4V, determine the small signal voltage gain of this circuit.
- b) What is the approximate value of  $I_{BIAS}$  needed to establish  $V_{OUTQ}=4V$ ?



**Problem 20** US Patent 5,952,884 describes a new current mirror. It is pictured on the first page of the patent.


- a) What benefits do the inventors claim this current mirror has
- b) Provide an analytical development that verifies the claims the inventors make

**Problem 21** Identify one US patent that has been issued since 2002 that introduces a new current mirror. Give the current mirror schematic that is in the patent you identify and list the benefits the inventors claim this current mirror has.

**Problem 22** Consider the following circuit where  $M_1$  and  $M_2$  are matched with W=10u and L=2u.


a) Determine I<sub>B</sub> so that the quiescent output voltage is 4V.


- b) If the bias current obtained in Part a) were to change by .001%, how much change would occur in the quiescent output voltage?
- c) Obtain an expression for the small-signal voltage gain in terms of the small-signal model parameters.
- d) Determine a numerical value for the small-signal voltage gain.



**Problem 23-25** Assume the BJTs are operating in the forward active region and the MOS device is in saturation. Assume all capacitors are very large.


- c) Draw the small signal equivalent circuit.
- d) Determine an expression for the small-signal voltage gain in terms of the small-signal model parameters of the transistors and the passive components.






**Problem 26-29** Assume the BJTs are operating in the forward active region and the MOS device is in saturation. Assume all capacitors are very large.

- a) Draw the small signal equivalent circuit.
- b) Determine an expression for the small-signal voltage gain in terms of the small-signal model parameters of the transistors and the passive components. The last circuit has two outputs so there are two voltage gains for this circuit.



 $A_{E1} = A_{E2}$ 



 $A_{E1} = A_{E2}$ 

