

EE 330 Homework 8 Spring 2018 Due Friday March 2

Each problem is worth 10 points except Problem 11-12 which is worth 20 points. The first 12 problems are followed by practice problems. The practice problems will not be collected or graded but solutions will be posted. Unless specified to the contrary, assume all n-channel MOS transistors have model parameters $\mu_n C_{OX} = 350 \mu A/V^2$ and $V_{Tn} = 0.5 V$, all p-channel transistors have model parameters $\mu_p C_{OX} = 70 \mu A/V^2$ and $V_{Tp} = -0.5 V$. Correspondingly, assume all npn BJT transistors have model parameters $J_S = 10^{-14} A/\mu^2$ and $\beta = 100$ and all pnp BJT transistors have model parameters $J_S = 10^{-14} A/\mu^2$ and $\beta = 25$. If the emitter area of a transistor is not given, assume it is $100\mu^2$. If parameters are needed for CMOS process characterization beyond what is given, use the measured parameters from the TSMC 0.18μ process given below as model parameters. Assume all diodes are characterized by the model parameters $J_{SX} = 0.5 A/\mu m^2$, $V_{G0} = 1.17 V$, and m = 2.3.


Problem 1 Assume the emitter area for the BJT is $400\mu^2$, the base area is $800~\mu^2$, β =100, and J_S =50fA/ μ^2 . Determine the output voltage V_{OUT} for the two circuits shown if A=0V.



Problem 2 The process parameter β for a BJT is quite variable from one process run to another. If the β in a process varies between 90 and 120, what is the corresponding variation in the output voltage V_{OUT} for the circuit shown?




Problem 3 The 400K resistor in the previous problem is often termed a biasing resistor since it is used to establish the desired value of the quiescent output voltage and the biasing scheme whereby this single resistor is used to establish the base current is termed a self-bias. An alternative biasing scheme is shown below. In this circuit, the resistor R_1 has been reduced to 40K and a second resistor R_2 has been added to the circuit. This scheme is often termed a fixed-bias scheme. In this circuit, determine R_2 so that the quiescent output voltage is the same as that for the circuit of the previous problem when the value of β is the nominal value of 100.



Problem 4 Using the value of R_2 determined in the previous problem, compare the variation of the output voltage of the self-bias circuit to that of the fixed-bias circuit if β varies between 90 and 120.


Problem 5 In the previous homework assignment you were asked to design a circuit using only MOS transistors (no resistors or other components) that has an output voltage of 1Vwhen biased with a single dc power supply of 2.5V. Comment on solving this problem if you have only BJTs available.

Problem 6 Determine the currents labeled with a?




Problem 7 Determine the maximum value of R_1 that will keep M_1 in saturation. M_1 has dimensions $W=6\mu$ and $L=3\mu$ and is in a process with $\mu_n C_{OX}=350\mu A/V^2$, $\mu_p C_{OX}=350\mu A/V^2$

 $70\mu A/V^2$, $V_{Tn}=0.5V$, $V_{Tp}=$ -0.5V, $C_{OX}=8fF/\mu^2$, $\lambda=0$, and $\gamma=0$. Assume $\boldsymbol{\mathcal{V}}_{IN}$ (t) is very small.




Problem 8 Determine the small-signal voltage gain of the circuit in the previous problem if the value of R_1 is $\frac{1}{2}$ the value needed to keep M_1 in saturation

Problem 9 Assume the capacitors are all very large. Determine the quiescent value of V_{C} and $V_{OUT.}$



Problem 10 Assume V_{IN} is a low frequency sinusoidal waveform given by the expression V_{IN} =.025sin1000t and assume that W=4 μ m, L=1 μ m for the MOSFET. The output voltage of this circuit should be a sinusoidal waveform of the same frequency as the input. Define the voltage gain to be the ratio of the p-p value of the output sinusoidal signal to the p-p value of the sinusoidal input signal. With this definition of gain, determine the voltage gain of this circuit if V_{XX} =2V.




Problem 11 and 12 (counts as 2 problems) Use Modelsim to implement an 8-bit Gray counter. The counter should only count up on a positive clock edge. The counter should also have an enable bit to start and stop the counter. Include screenshots of your Verilog code, and simulation waveforms.


Extra Practice Problems (not collected or graded)

Problem P1 In the circuit shown the dimensions of the transistor are W=10u and L=1u. Assume C_1 and C_2 are very large. Determine the quiescent value of V_D and V_{OUT}


Problem P2 Determine the output voltage for the following circuits




Problem P3 Assume the capacitors are very large. Determine the quiescent value of V_C and V_{OUT} ,



Problem P4 Consider the following circuit. Determine the output voltage if V_{DD}=5V, V_{SS}=-2V, W₁=10u, L₁=2u, W₂=3u and L₂=1u. Assume $\mu_n C_{OX}=350\mu A/V^2$, $\mu_p C_{OX}=70\mu A/V^2$, V_{Tn}=0.5V, V_{Tp}=-0.5V, C_{OX}=8fF/ μ^2 , λ =0, and γ =0. Assume $\boldsymbol{\mathcal{V}}_{IN}$ (t) is very small.




Problem P5 Obtain the quiescent output voltage




Problem P6 Consider the following circuit where the op amp is assumed to be ideal.

- a) Determine the quiescent output voltage.
- **b)** If the input is a 1KHz square wave with high and low values of 0V and 25mV, determine the output voltage



Problem P7 Consider the two circuits shown.


- a) Determine the output current for the bipolar circuit if A_{E1} =300 u^2 and A_{E2} =1200 u^2 and I_{IN} =1mA. Assume β is very large.
- b) Determine the output current for the MOS circuit if W_1/L_1 =10 and W_2/L_2 =20 and I_{IN} =1mA.




Problem P8 Express the output current for the bipolar circuit in terms of the input current and the emitter areas for the circuit of Problem P7. Assume β is very large. Also

express the output current for the MOS circuit in terms of the input current and the "W/L" ratios for the circuit of Problem P7. What conclusion can be drawn about the relative performance between these two circuits?

Problem P9 Three devices are shown. The color green is used to denote nactive and the red denotes polysilicon. Relative device dimensions are as indicated. Make a comparison of the performance of these structures.



Problem P10 The circuit shown has been proposed as a rectifier. Compare the dc performance of this circuit to that of the pn junction. Does is behave as a rectifier?



MOSIS WAFER ACCEPTANCE TESTS

RUN: T68B (MM NON-EPI) VENDOR:

TSMC

TECHNOLOGY: SCN018 FEATURE SIZE: 0.18

microns

Run type: SKD

INTRODUCTION: This report contains the lot average results obtained by MOSIS from measurements of MOSIS test structures on each wafer of this fabrication lot. SPICE parameters obtained from similar measurements on a selected wafer are also attached.

COMMENTS: DSCN6M018 TSMC

TRANSISTOR	PARAMETERS	W/L	N-CHANNEL	P-CHANNEL	UNITS
MINIMUM Vth		0.27/0.18	0.50	-0.51	volts
SHORT Idss Vth Vpt		20.0/0.18	547 0.51 4.8	-250 -0.51 -5.6	uA/um volts volts
WIDE Ids0		20.0/0.18	14.4	-4.7	pA/um
LARGE Vth Vjbkd Ijlk		50/50	0.43 3.1 <50.0	-4.3	volts volts pA
K' (Uo*Cox Low-field I			175.4 416.5		•

COMMENTS: Poly bias varies with design technology. To account for mask bias use the appropriate value for the parameters ${\tt XL}$ and ${\tt XW}$ in your SPICE model card.

in your SPI	CE model ca	rd.		
	XI	L (um) XW um)		
	SCN6M DEEP	(lambda=0.09) 0.	-0.01
	_	thick oxid	е 0.	-0.01
	SCN6M SUBM	(lambda=0.10) -0.	0.00
	_	thick oxid	e -0.	0.00
FOX TRANSISTORS Vth	GATE Poly	N+ACTIVE >6.6	P+ACTIVE <-6.6	UNITS volts
		-	PLY+BLK N 313.6 0.08	M1 M2 UNITS B 0.08 ohms/sq

Contact Res	sistance	10.6	11.0	10.0
Gate Oxide	Thickness	41		

4.79 ohms angstrom

PROCESS PARAMETERS	МЗ	POLY_HRI	M4	M5	M6	N_M	UNITS
Sheet Resistance	0.08		0.08	0.08	0.03	930	ohms/sq
Contact Resistance	9.24		14.05	18.39	20.69		ohms

COMMENTS: BLK is silicide block.

CAPACITANCE PARAMETER	S N+	P+	POLY	M	11	М2	МЗ	M4	М5	М6	R_W	D_N_W M5	P N_W	UNITS
Area (substrate)	942	11	63 10	6 3	34	14	9	6	5	3		123	125	aF/um^2
Area (N+active)			848	4 5	55	20	13	11	9	8				aF/um^2
Area (P+active)			823	12										aF/um^2
Area (poly)				6	6	17	10	7	5	4				aF/um^2
Area (metal1)						37	14	9	6	5				aF/um^2
Area (metal2)							35	14	9	6				aF/um^2
Area (metal3)								37	14	9				aF/um^2
Area (metal4)									36	14				aF/um^2
Area (metal5)										34			984	aF/um^2
Area (r well)	921	0												aF/um^2
Area (d well)											582			aF/um^2
Area (no well)	13	7												aF/um^2
Fringe (substrate)	21:	2 :	235	4	1	35	29	21	14					aF/um
Fringe (poly)				7	70	39	29	23	20	17				aF/um
Fringe (metal1)						52	34		22	19				aF/um
Fringe (metal2)							48	35	27	22				aF/um
Fringe (metal3)								53	34	27				aF/um
Fringe (metal4)									58	35				aF/um
Fringe (metal5)										55				aF/um
Overlap (N+active)			8	95										aF/um
Overlap (P+active)			7	37										aF/um

		UNITS
K		
1.0	0.74	volts
1.5	0.78	volts
2.0	0.08	volts
2.0	1.63	volts
2.0	0.82	volts
2.0	-23.72	
	300.36	MHz
	363.77	MHz
	0.07	uW/MHz/gate
	0.02	uW/MHz/gate
	1.0 1.5 2.0 2.0	1.0 0.74 1.5 0.78 2.0 0.08 2.0 1.63 2.0 0.82 2.0 -23.72 300.36 363.77