
EE330 Fall 2017 HW 9 solutions TA: Joseph Aymond

Problem 1

a)



b)
$$V_{cq} = 10V - (2k * I_{cq})$$

$$I_{cq} = \frac{\beta(10 - 0.6)}{500k} = 1.88 \text{ mA}$$

$$V_{cq} = 10V - (2k * 1.88m)$$

$$V_{cq} = 6.24V$$

$$V_{outq} = 0$$

c) Using the know gain,
$$A_V = -g_m R_L$$

$$A_V = -g_m (2k|2k) = -gm (1k)$$

$$gm = \frac{I_Q}{V_t} = \frac{\beta(10-0.6)}{500k*0.0259} = 0.0726V$$

$$A_V = -0.0726*1000$$

$$A_V = -72.6$$

d)
$$V_o = -72.6 * 200 * 10^{-6} * \sin(\omega t + \theta)$$

 $V_o = \frac{14.52 \sin(\omega t + \theta)}{14.52 \sin(\omega t + \theta)}$

e)
$$V_{\text{out}} = V_{\text{outq}} + V_{\text{o}}$$

 $V_{\text{out}} = \frac{6.24 \pm 14.52 \sin(\omega t + \theta) V}{4.52 \sin(\omega t + \theta) V}$

b)
$$A_V = -gmR_1 = -(0.00135)(822.3) = -1.11$$

c)
$$\frac{4-V_D}{822.3} = 0.001013$$

 $V_{DQ} = 3.17V$
 $V_D = V_{DQ} + A_V V_{in}(t)$
 $V_D = 3.17 + 0.00111 \sin(5000t + 75^0) V$

Because M_2 is diode connected it can be modeled as $G_L=g_m+g_{02}$, because we can assume $g_{02}\approx 0$ we can say $G_L=g_m$. From this we can create the gain

$$\begin{split} A_V &= -\frac{g_{m1}}{g_{m2}} \\ V_{out} &= A_V V_{in} = -\frac{g_{m1}}{g_{m2}} V_m \cos(\omega t + \theta) \end{split}$$


Problem 4

$$A_{V} = -\frac{g_{m1}}{g_{m2}} = -\frac{\sqrt{\frac{\mu_{n}C_{ox}w_{1}}{l_{1}}}\sqrt{2I_{DQ}}}{\sqrt{\frac{\mu_{p}C_{ox}w_{2}}{l_{2}}}\sqrt{2I_{DQ}}}$$


This can mostly be cancelled out and gets us the equation

$$\begin{split} A_{V} &= -\sqrt{\frac{\mu_{n}}{\mu_{p}}} \sqrt{\frac{W_{1}L_{2}}{W_{2}L_{1}}} \\ A_{V} &= \sqrt{\frac{10}{3}} \sqrt{\frac{10*1}{6*2}} \\ A_{V} &= -\frac{5}{3} V_{in}(t) \\ V_{outq} &= V_{outQ} + A_{V}V_{in} \\ I_{DQ} &= \mu_{n}C_{ox} \left(\frac{W_{n}}{2L_{n}}\right) \left(V_{gs} - V_{TN}\right)^{2} = \mu_{p}C_{ox} \left(\frac{W_{p}}{2L_{p}}\right) (V_{out} - V_{DD} - V_{TP})^{2} \\ &\to V_{outQ} = \frac{2V}{2} \ or \ 7V \\ V_{out} &= V_{outQ} + A_{V}V_{in} \end{split}$$


$$V_{out} = \frac{5}{2V - \frac{5}{3}} V_{M} \cos(\omega t + \theta)$$




DC circuit



AC circuit



g)



h)
$$V_B = 32 * \left(\frac{10}{10+70}\right) k = 4V$$

$$I_{CQ} = \frac{4-0.6}{2k} = 1.7 \text{ mA}$$

$$V_{CQ} = 32 - (2k)(I_{CQ})$$

$$V_{CQ} = 28.6V$$

$$V_{outq} = 0V$$

I)
$$A_V = -gm(R_L) = -\frac{I_{CQ}}{V_t} * R_L = -\frac{1.7 \text{ mA}}{25.9 \text{ mV}} * 1.33 \text{k}$$

$$A_V = -87.3$$

j)
$$V_{out} = A_V V_{in} = -87.3 * 0.001 \sin(2000\pi t + \theta)$$

 $V_{out} = -0.0873 \sin(2000\pi t + \theta)$

$$\begin{split} I_{DQ} &= \mu C_{ox} \left(\frac{W}{2L} \right) \left(V_{gs} - V_T \right)^2 \\ I_{Dss} &= -g_m * V_{in}(t) \\ g_m &= \mu C_{ox} \left(\frac{W}{2L} \right) \left(V_{gs} - V_T \right) = \frac{0.15 \text{ mA}}{V} \\ V_{out} &= I_{Dss} * 15k \\ V_{out} &= 0.0563 \sin(2\pi * 1000t) \end{split}$$

Right:

$$V * (g_m + g_o) = I \to R_{eq} = \frac{1}{(g_m + g_o)} \cong \frac{1}{g_m}$$
$$g_m = \sqrt{2 * \mu_n C_{ox} \left(\frac{W}{L}\right) * I_D} \to assume \left(\frac{W}{L}\right) = 6$$

$R_{eq} = 912.87 \Omega$

Left:

$$V*(g_m+g_\pi+g_o)=I\to R_{eq}=\frac{1}{(g_m+g_\pi+g_o)}\cong\frac{1}{g_m}$$

$$g_m=\frac{I_{CQ}}{V_t}=\frac{1}{26\ mV}$$

$$R_{eq}=26\ \Omega$$

a)
$$y_{11} = \frac{\delta I_1}{\delta V_1} = \frac{V_2^2}{V_2^2}$$

 $y_{12} = \frac{\delta I_1}{\delta V_2} = \frac{2V_1 V_2}{V_2}$
 $y_{21} = \frac{\delta I_2}{\delta V_1} = \frac{0.04 V_1 V_2 \exp(0.2 V_1^2 V_2)}{V_2 \exp(0.2 V_1^2 V_2)}$
 $y_{22} = \frac{\delta I_2}{\delta V_2} = \frac{0.02 V_1^2 \exp(0.2 V_1^2 V_2)}{V_2 \exp(0.2 V_1^2 V_2)}$

b)


$$V_1 = 5V \ V_2 = 1V$$

 $y_{11} = 1$
 $y_{12} = 10$
 $y_{21} = 29.68$
 $y_{22} = 74.21$

c)
$$I_{1Q} = (5)(1)^2 = \frac{5A}{1}$$

$$I_{2Q} = 0.1 \exp(0.2(5)^2(1)) = \frac{14.84A}{1}$$

d)
$$\begin{split} i_1 &= y_{11} V_1 + y_{12} V_2 = 1 m V_{RMS} + 10 * 2 m V_{RMS} \\ i_1 &= \frac{21 m V_{RMS}}{1} \\ i_2 &= y_{21} V_1 + y_{22} V_2 = 29.68 * 1 m V_{RMS} + 74.2 * 2 m V_{RMS} \\ i_2 &= \frac{178.08 m V_{RMS}}{1} \end{split}$$



b

Assuming M_1 is working in saturation (W=8, L=12)

$$I_D = \ \mu C_{\rm ox} \Bigl(\frac{W}{2L} \Bigr) \bigl(V_{\rm gs} - V_T \bigr)^2 = \frac{V_{\rm DD} - V_D}{R_3} \label{eq:ID}$$

$$I_D = 33.3 \, \mu A$$

$$V_D = 1.67V$$

c)
$$A_V = -g_m(R_3||R_4) = \sqrt{2\mu C_{ox}(\frac{W}{L})I_D} * \frac{R_3*R_4}{R_3+R_4}$$

 $A_V = -2.22$

d)
$$V_{out} = A_v V_{in}(t)$$

 $V_{out} = -44.4 \sin(\omega t + \theta) mV$

Problem 11

Assume M_1 is in saturation


$$\begin{split} I_{D} &= \mu C_{ox} \left(\frac{W}{2L}\right) (V_{GS} - V_{T})^{2} = \frac{4V - V_{outQ}}{R_{1}} \\ A_{V} &= -g_{m1} R_{1} = -\left(\mu C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_{T})\right) R_{1} = -8 \end{split}$$

$$\rightarrow \frac{V}{L} = 4$$

$$W=4\mu \qquad \quad L=1\mu$$

Verify:
$$V_{DS} = 2V > 1V = V_{GS} - V_{T} \rightarrow \text{it is in saturation}$$

$$V_{\text{outQ}} = 0$$



$$\begin{split} A_V &= -\frac{I_{CQ}R_2}{V_t} = -5 \\ I_{CQ} &= \frac{5*0.026}{2k\Omega} = 65 \text{ uA} \\ I_{BQ} &= \frac{I_{CQ}}{\beta} = 0.65 \text{ \muA} \\ \rightarrow R_1 &= \frac{(10-0.6)V}{0.65*10^{-6}A} = 14.46 \text{ M}\Omega \end{split}$$

The emitter area has almost no effect on the gain of this circuit, so choose a convenient value of A_E such as $100\mu^2$

$$\begin{split} A_V &= -g_m R_1 = -10, \ \textit{R1 is } 10\textit{K}, \textit{not } 2\textit{K} \\ g_m &= \frac{\mu_n C_{OX} W}{L} \big(V_{gs} - V_T \big) \\ \frac{W}{L} &= \frac{10}{1}, W = 10 \mu, \ L = 1 \mu \\ I_D &= \mu C_{ox} \Big(\frac{W}{2L} \Big) \big(V_{GS} - V_T \, \big)^2 \\ I_D &= 0.5 \ mA \\ V_{outQ} &= 10V - 10 \ k\Omega * 0.5 \ mA = 5V \\ Veriy: V_{DS} &> V_{GS} \\ 7V &> 1V \rightarrow Verified. \end{split}$$

Code:

```
Ln#
 1234567
           module reg4b_en(en, clk, in, out);
              input en, clk;
input [3:0] in;
              output [3:0] out;
              reg clk_gate;
 8
              always @(posedge clk) begin
 ğ
                  if (en)
10
                     clk_gate = clk;
11
                  else
12
13
                     clk_gate = 0|;
              end
14
15
              DFF dff0(.D(in[0]), .Q(out[0]), .clk(clk_gate));
DFF dff1(.D(in[1]), .Q(out[1]), .clk(clk_gate));
DFF dff2(.D(in[2]), .Q(out[2]), .clk(clk_gate));
DFF dff3(.D(in[3]), .Q(out[3]), .clk(clk_gate));
16
17
18
19
20
           endmodule
21
```

DFF:

```
Ln#
 1
 2
3
       module DFF(D, Q, notQ, clk);
         input D. clk;
 4
         output Q, notQ;
 5
6
7
         req Q, notQ;
         always@(posedge clk) begin
 8
              Q <= D;
 9
             notQ <= ~D;
10
         end
11
12
       endmodule
```

Testbench:

```
Ln#
         timescale 1ns/1ps
2
3
4
5
6
7
8
9
        module reg4_en_tb();
           reg enable, clock;
reg [3:0] in;
wire [3:0] out;
           reg4b_en test(.en(enable), .clk(clock), .in(in), .out(out));
           initial begin
  clock = 0;
11
12
13
              enable = 0;
14
              in = 4'b1110;
15
              #38
16
17
18
19
              in = 4'b1100;
             #38
              in = 4'b1000;
           end
20
21
22
23
24
25
26
           always #10 clock = ~clock;
           always #33 enable = ~enable;
        endmodule
```

Output:

