

EE330

Homework 8

Fall 2018

Solutions – TA: Robert Buckley

Problem 1

Assume BJT works in forward active region


$$I_B = \left(\frac{10 - 0.6}{500k} \right) = 18.8\mu A$$

$$I_C = \beta I_B = 100 * 18.8\mu A = 1.88mA$$

$$V_C = 10 - 4000 * 0.00188 = 2.48V$$

$V_{out} = 0V$ (there is a capacitor creating an open circuit in DC.)

Small signal equivalent circuit:



Problem 2

For the MOSFET to be in saturation $V_{DS} \geq V_{GS} - V_T$

$$V_{out} + 2 \geq 2 - 0.5 \rightarrow V_{out} \geq -0.5$$

$$I_D = \frac{\mu_n C_{ox} W}{2L} (V_{GS} - V_T)^2 = \frac{4 - V_{out}}{R_1}$$

$$300 * 10^{-6} * \left(\frac{12}{4} \right) * (0 - (-2) - 0.5)^2 = \frac{4 - V_{out}}{R_1}$$

$$V_{out} = 4 - 0.002025 * R_1 \geq 0.5V$$

$$\rightarrow R_1 \leq 1728.4\Omega$$

Problem 3

$$\frac{R_1}{2} = 864.2k\Omega$$

$$A_v = \frac{2I_{DQ}R}{V_{SS} + V_T} = \frac{3.5V}{-1.5V} = -2.33V/V$$

Problem 4

Assuming that M_1 and M_2 are in saturation

$$I_{D1} = I_{D2} \rightarrow \frac{\mu_n C_{ox} W_n}{2L_n} (V_{GS} - V_T)^2 = \frac{\mu_p C_{ox} W_p}{2L_p} (V_{GS} - V_T)^2$$

$$\rightarrow \frac{300 * 10^{-6} * 10}{2 * 2} (0 - (-1) - 0.5)^2 = \frac{75 * 10^{-6} * 50}{2 * 1} (V_{out} - 1 - (-0.5))^2$$

$\rightarrow V_{out} = 0.183$ or 0.816. Since $0.816 - 1 > -0.5$ this would put the transistor in ohmic region so the voltage is 0.183V.

Problem 5

For quiescent values that capacitors act as open circuits, so the voltage is simply,

$$I_B = \frac{32 - V_B}{90K} - \frac{V_B}{10K} = \frac{32 - 10 * V_B}{90K}$$

$$I_E = (\beta + 1)I_B = (101) * \frac{32 - 10 * (V_E + 0.6)}{90K} = \frac{V_E}{1.5K} \rightarrow V_E = 2.454 V \rightarrow V_B = 3.054 V$$

$$I_C = 101 * 16.222 \mu A \rightarrow V_C = 32 - 3000 * I_C = 27.085 V$$

$$V_{out} = 0V$$

Problem 6

$$V_{out} = 1 - (4000 * i_{DQ})$$

$$I_{DQ} = 300 * 10^{-6} * \left(\frac{6}{2 * 4}\right) * (0 - (-1) - 0.5)^2$$

$$I_{DQ} = 56.25 \mu A$$

$$V_{out} = 0.775V$$

Problem 7

$$a) I_{DQ} = 300 * 10^{-6} * \left(\frac{6}{2 * 3}\right) (4 - 0.5)^2$$

$$I_{DQ} = 75 \mu A$$

$$V_{outq} = 4 + 75 \mu * 60k = 8.5V$$

$$b) \text{ When } V_{in} = 0V, V_{out1} = V_{outQ} = 6V$$

$$\text{When } V_{in} = 25mV, V_{out2} = V_{outQ} + \Delta V$$

$$g_m = 300 * 10^{-6} * \left(\frac{6}{3}\right) (1) = 600 \frac{\mu A}{V}$$

$$\Delta V = (g_m * \Delta V_{in}) * 20k = 0.9V$$

$$V_{out2} = 9.4V$$

Problem 8

$$R_{FET} = \frac{1}{\mu_n C_{OX}} \left(\frac{L}{W} \right) (2 - 1)$$

$$\frac{V_{out} - V_{in}}{R_F} = \frac{V_{in}}{R_{FET}}$$

$$\frac{V_{out}}{V_{in}} = 1 + \frac{R_F}{R_{FET}} = 1 + \left(\frac{1}{R_{fet}} \right) R_F = \mu_n C_{OX} \left(\frac{W}{L} \right) R_F$$

$$\frac{V_{out}}{V_{in}} = 1 + 300 * 10^{-6} * \left(\frac{4}{1} \right) * R_F = 1 + \frac{3R_F}{2500}$$

Problem 9

$$a) \frac{I_{B1}}{I_{B2}} = \frac{A_{E1}}{A_{E2}} = \frac{1}{4}$$

$$I_B = I_{B1} + I_{B2} = 5 I_{B1}$$

$$I_{IN} = I_{C1} + \beta I_B = \beta I_{B1} + 5 I_{B1}$$

$$I_{B1} = I_{in} \left(\frac{1}{\beta + 5} \right) \rightarrow I_{out} = \beta I_{B2} = \beta * 4 I_{B1} = I_{in} \left(\frac{4}{1 + \frac{5}{\beta}} \right)$$

Assuming that β is large $\rightarrow I_{out} = 4 * I_{in} = 4 \text{ mA}$

b)

$$\frac{I_{D1}}{I_{D2}} = \frac{\frac{W_1}{L_1}}{\frac{W_2}{L_2}} = \frac{10}{20} = \frac{1}{2}$$

$$I_{out} = 2 I_{in} = 2 \text{ mA}$$

Problem 10

$$BJT: I_{out} = \frac{A_{E2}}{A_{E1}} I_{in}$$

$$MOSFET: I_{out} = \frac{\frac{W_2}{L_2}}{\frac{W_1}{L_1}} I_{in}$$

Problem 11

At the basics, $I_d = \mu C_{ox} \left(\frac{w}{2L} \right) (V_{gs} - V_T)^2$, and all three have the same total length and width. Because the length/width is the one degree of freedom we have to modify the MOSFET, they should behave the same.

Problem 12

```
1  module and4bit(i_A,i_B,o_F);
2      input [3:0] i_A, i_B;
3      output [3:0] o_F;
4
5      assign o_F = i_A & i_B;
6
7  endmodule
8
9
10
11 module Mux4_2_1 (i_A, i_B, i_S, o_F);
12     input [3:0] i_A, i_B;
13     input i_S;
14     output [3:0] o_F;
15
16     Mux_2_1 mux0(.i_A(i_A[1:0]), .i_B(i_B[1:0]), .i_S, .o_F(o_F[1:0]));
17     Mux_2_1 mux1(.i_A(i_A[3:2]), .i_B(i_B[3:2]), .i_S, .o_F(o_F[3:2]));
18
19 endmodule
20
21
22
23 module dff(i_A,o_F,clk);
24     input i_A, clk;
25     output o_F;
26     reg o_F;
27
28     always @ (posedge clk)
29         o_F = i_A;
30
31 endmodule
32
33 module register(i_A,o_F,clk);
34     input [3:0] i_A;
35     input clk;
36     output [3:0] o_F;
37
38     dff flip0(.i_A(i_A[0]), .clk(clk), .o_F(o_F[0]));
39     dff flip1(.i_A(i_A[1]), .clk(clk), .o_F(o_F[1]));
40     dff flip2(.i_A(i_A[2]), .clk(clk), .o_F(o_F[2]));
41     dff flip3(.i_A(i_A[3]), .clk(clk), .o_F(o_F[3]));
42
43 endmodule
```

```

1  module halfadder(i_A,i_B,i_C,o_C,o_S);
2      input i_A, i_B, i_C;
3      output o_C, o_S;
4
5      assign o_S = i_A ^ i_B ^ i_C;
6      assign o_C = (i_A & i_B) | (i_A & i_C) | (i_B & i_C);
7
8  endmodule
9
10 module fulladder(i_A,i_B,i_C,o_C,o_S);
11     input [3:0] i_A, i_B;
12     input i_C;
13     output o_C;
14     output [3:0] o_S;
15     wire [2:0] w_C;
16
17     halfadder adder0(.i_A(i_A[0]), .i_B(i_B[0]), .i_C(i_C), .o_C(w_C[0]), .o_S(o_S[0]));
18     halfadder adder1(.i_A(i_A[1]), .i_B(i_B[1]), .i_C(i_C), .o_C(w_C[1]), .o_S(o_S[1]));
19     halfadder adder2(.i_A(i_A[2]), .i_B(i_B[2]), .i_C(i_C), .o_C(w_C[2]), .o_S(o_S[2]));
20     halfadder adder3(.i_A(i_A[3]), .i_B(i_B[3]), .i_C(i_C), .o_C(o_C), .o_S(o_S[3]));
21
22 endmodule
23
1  module andadder(i_A, i_B, o_F, clk, i_S);
2      input [3:0] i_A, i_B;
3      input clk, i_S;
4      output [3:0] o_F;
5      wire [3:0] w_R0, w_R1, w_AND, w_ADD, w_MUX, o_C;
6
7      register reg0(.i_A(i_A), .o_F(w_R0), .clk(clk));
8      register reg1(.i_A(i_B), .o_F(w_R1), .clk(clk));
9
10     and4bit and0(.i_A(w_R0), .i_B(w_R1), .o_F(w_AND));
11     fulladder add0(.i_A(w_R0), .i_B(w_R1), .i_C(0), .o_C(o_C), .o_S(w_ADD));
12     Mux4_2_1 mux0(.i_A(w_AND), .i_B(w_ADD), .i_S(i_S), .o_F(w_MUX));
13
14     register reg3(.i_A(w_MUX), .o_F(o_F), .clk(clk));
15
16 endmodule
17

```

```

1  module andadder_TB();
2      reg [3:0] i_A, i_B;
3      reg clk, i_S;
4      wire [3:0] o_F;
5
6      andadder TB(.i_A(i_A), .i_B(i_B), .o_F(o_F), .clk(clk), .i_S(i_S));
7
8      initial
9      begin
10         i_A = 4'b0000;
11         i_B = 0;
12         clk = 0;
13         i_S = 0;
14     end
15
16     always
17     #1 clk = ~clk;
18     always
19     #5 i_S = ~i_S;
20
21     always
22     #10 i_A = i_A+1;
23     always
24     #20 i_B = i_B+1;
25
26     endmodule

```

