


Problem 1:


$$Y = \overline{(AB + C)}D$$

One possible design with static CMOS gates,



This design uses 16 transistors.

The below is one design for a compound CMOS gate




This design uses 8 transistors

Problem 2:

$$Y_0 = \overline{A_0}(A_1 + \overline{A_2})$$

$$Y_1 = \overline{A_0} * \overline{A_1}$$




Problem 3:

For minimum sized 2 input NAND,


$$R_{SWN} = 2k\Omega, R_{SWP} = 6k\Omega, C = 40fF$$

$$T_{HL} = 2 * R_{SWP} * C = 12k * 40f = 480 * 10^{-12} \text{seconds} = 480 \text{pS}$$

Problem 4





Problem 5



The second inverter is combined with the transmission gate, rather than two separate components.

Problem 6





Problem 8

$$a) R_{W_Aluminum} = \frac{2.8 \cdot 10^{-8}}{0.2 \cdot 10^{-6}} \cdot \frac{180}{5} + \frac{2.8 \cdot 10^{-8}}{0.2 \cdot 10^{-6}} \cdot \frac{40-5}{5} = 6.02 \Omega$$

$$V_{wire} = 5 \cdot \frac{6.02}{100 + 6.02} = 283.9 \text{ mV}$$

$$V_{Resistor} = 5V - V_{wire} = 5 - 0.2839 = 4.716 \text{ V}$$

$$b) R_{W_Copper} = 3.655 \Omega$$

$$V_{wire} = 5 \cdot \frac{3.655}{100 + 3.655} = 0.176 \text{ V}$$

$$V_{Resistor} = 5 \cdot \left(\frac{100}{100 + 3.655} \right) = 4.824 \text{ V}$$

$$c) V_{RW} < 5V \cdot 5\% = 0.25V$$

$$5V \cdot \left(\frac{R_W}{100 + R_W} \right) < 0.25V \rightarrow R_W < 5.263 \Omega$$

$$R_W = 6.02 \cdot \frac{5 \mu m}{Width_{wire}} \rightarrow Width_{wire} \geq 5.72 \mu m$$

Problem 9:

Each inverter has $C_L = 1.5 \text{ fF} + 1.5 \text{ fF} = 3 \text{ fF}$

total load capacitance $C = 3 \text{ pF} * 6 = 18 \text{ fF}$

$R_{SWp} = 6 \text{ k}\Omega \rightarrow T_{LH} = 6 \text{ k} * 18 \text{ f} = 108 * 10^{-12} \text{ S} = 108 \text{ pS}$

Problem 10

Base Code

```
1  module NOR2 (i_A, i_B, o_F);
2      input i_A, i_B;
3      output o_F;
4
5      assign o_F = ~(i_A||i_B);
6
7  endmodule
module OR2 (i_A, i_B, o_F);
    input i_A, i_B;
    output o_F;
    wire A_nor_B;

    NOR2 nor0(.i_A(i_A), .i_B(i_B), .o_F(A_nor_B));
    NOR2 nor1(.i_A(A_nor_B), .i_B(A_nor_B), .o_F(o_F));

endmodule

1  module AND2 (i_A, i_B, o_F);
2      input i_A, i_B;
3      output o_F;
4      wire A_not, B_not;
5
6      | NOR2 nor0(.i_A(i_A), .i_B(i_A), .o_F(A_not));
7      NOR2 nor1(.i_A(i_B), .i_B(i_B), .o_F(B_not));
8      NOR2 nor2(.i_A(A_not), .i_B(B_not), .o_F(o_F));
9
10     endmodule
```

```

module Mux_2_1 (i_A, i_B, i_S, o_F);
    input [1:0] i_A, i_B;
    input i_S;
    output [1:0] o_F;
    wire [1:0] AS, BS;
    wire w_Sn;

    NOR2 nor0(.i_A(i_S), .i_B(i_S), .o_F(w_Sn)) ;
    AND2 and0(.i_A(i_A[1]), .i_B(i_S), .o_F(AS[1]));
    AND2 and1(.i_A(i_A[0]), .i_B(i_S), .o_F(AS[0]));
    AND2 and2(.i_A(i_B[1]), .i_B(w_Sn), .o_F(BS[1]));
    AND2 and3(.i_A(i_B[0]), .i_B(w_Sn), .o_F(BS[0]));
    OR2 or0 (.i_A(AS[0]), .i_B(BS[0]), .o_F(o_F[0]));
    OR2 or1 (.i_A(AS[1]), .i_B(BS[1]), .o_F(o_F[1]));

endmodule

```

Test bench Code

```

module Mux_2_1_TB();
    reg [1:0] r_A, r_B;
    reg r_S;
    wire [1:0] w_F;

    initial
    begin
        r_A = 1'b0;
        r_B = 1'b0;
        r_S = 1'b0;
    end

    always
        #10 r_S = ~r_S;
    always
        #20 r_A = r_A+1;
    always
        #40 r_B = r_B+1;

    Mux_2_1 testcomp(.i_A(r_A), .i_B(r_B), .i_S(r_S), .o_F(w_F));

endmodule

```

Simulation results

