EE 330 Homework 1 Spring 2018

Due Friday Jan 12

Problem 1 Assume a simple circuit requires 2,000 MOS transistors on a die and that all transistors are minimum sized. If the transistors are fabricated in a 10nm CMOS process (the dimensions of a minimum-sized transistor are 10nm x 10nm) and the spacing overhead for the transistors is a factor of 10 (Spacing overhead is needed to allow for electrical separation between devices. With a spacing overhead of 10, often designated as 10x, the average area per transistor is assumed to be 10 times larger than the transistor itself.), determine the number of die that can be fabricated on a 12" silicon wafer. Neglect the area required for the bonding pads of the circuit (bonding pad area actually dominates the die area for integrated circuits with a small number of small MOS transistors but is neglected in this problem).

Problem 2 If the cost of a 12 inch wafer (actually 300mm) is \$3500, determine the cost/die for the circuit in Problem 1.

Problem 3 How many 10 nm transistors can be placed on a die that has the same area as a single ink drop from an ink-jet printer? Assume a 10x spacing overhead.


Problem 4 The clock frequency of microprocessors has not increased appreciably for the past several years yet performance is improving through the parallelism offered by multiple cores. Why is it more energy efficient to use multiple cores on a die each operating at a lower clock rate than to have a single core operating at a higher clock frequency?

Problem 5 How does the feature size (minimum gate length) in a 10nm process compare to the approximate "diameter" of a silicon atom? To a SiO₂ molecule? To the diameter of a human hair?

Problem 6 How do the annual sales of Intel compare to the annual sales of Saudi Aramco, the largest oil producing company in the world and Nestle's, the largest food producing company in the world? Be quantitative.

Problem 7


- a) What is the feature size used in the Intel Broadwell (Core M) processor?
- b) What is the die area of the Intel Broadwell processor?
- c) The Broadwell processor has about 1.4 Billion transistors. What is the average area per transistor?
- d) What is the ratio of the average area per transistor to the active area of a minimum sized transistor (assume the active area is a square of area 14nm x 14nm)?




Picture of Broadwell Processor

Problem 8 The current flow into a microprocessor can be quite large. There are various methods for connecting a power supply to an integrated circuit but one way is with gold wires that are termed "bonding wires". Assuming the average supply voltage of the Quad Core Intel i7 3930K is 1.2V,

- a) What is the current draw from the 1.2V supply?
- b) What would be the voltage drop in a bonding wire if a single gold wire that is 25.5um (1 mil) in diameter and ½ inch long is used to bring power into the processor?
- c) What would be the power dissipated in this wire?
- d) How many parallel gold wires that are 25.5um in diameter would be needed to guarantee that the current in these interconnects is at most 10% of the fusing current? (Power requirements for some Intel processors and some properties of bonding wires are attached).





Some Properties of Gold and Aluminum Wires

Problem 9-10 Data is stored in many different ways but today the most popular strategies for storage that can be rapidly retrieved are CDs, DVDs, Blu Ray DVDs, hard disks, static memory (SRAM), dynamic memory (DRAM), and Flash Memory. The first three store data physically on metal/plastic media and retrieve it optically. Hard disks store data magnetically. SRAMs and DRAMs store data electronically in semiconductor materials. Flash memory devices store data electronically in floating gate transistors. Using a table, make a comparison of the storage density (bits per cm²) and the commercial cost of storage per bit in these 7 different media. In making this comparison, try to use state of the art parts or components and, when appropriate, state which part you are using and the approximate cost for the component or device.

Based upon this comparison, what is the lowest cost method for storing data and what is the ratio in the cost/bit between the most expensive and the least expensive data storage approaches in this comparison?



Problem 11 There are varying estimates by presumably reputable sources on the number of people that will be using smart phones on a global basis by the year 2020. What are the prediction extremes? Give the sources of your data.

Problem 12 What percent of the smart phones today use the Android OS?, the Apple OS?, any other OS?


Problem 13 Compare the number of smart phones sold in 2016 to the number of smart phone users in 2016. Comment on the useful "life" of a smart phone and the corresponding market potential.

Problem 14 A major engineering effort is required to support the mobile-phone industry. This includes engineers that work all the way from the infrastructure level down to the process development level. Using the number of smart phone users in the world and worldwide annual

smart-phone sales obtained in the previous problem, obtain a very approximate estimate of the level of the engineering workforce that is needed to support the smart phone industry. In making this assessment, make the following basic simplifying assumptions. Assume the average smart-phone selling price is \$500 (this is not the "plan" price) and the average salary of engineers is \$60,000 (of course some get paid much more and some much less in different parts of the world). If 10% of the total mobile-phone sales revenue is invested in the salary of engineers responsible for development of the mobile-phone infrastructure, how many full-time engineers are needed worldwide to support the growing mobile-phone industry?

Problem 15 A picture of a woman holding a wafer of Intel Skylane chips is shown below on the left. Standard wafer sizes in the industry are shown below on the right.

- a) Determine the approximate number of Skylane chips on this wafer
- b) If the yield is 90% and the manufacturing costs for the wafer are \$2500, what is the cost of manufacturing a Skylane chip?



Problem 16 Using ModelSim create a 3-input AND and a 2-input NOR gate. Create a test bench for the code to verify the operation of the design. Provide both your code and the test bench results (appropriate results/waveforms). Use the same input signals for verifying the operation of the AND and NOR gates in the test bench.

Extra Problems to be Deleted Before Posting

Problem 11 For small circuits, the area required for bonding pads often dominates the area required for a circuit whereas for large circuits, the bonding pad area is a minor contributor to the overall die area. If bonding pads are square and of area $80\mu \times 80\mu$ and the spacing between bonding pads and any circuit components or the edge of the die is 40μ , determine the number of die for the 10,000 transistor circuit of Problem 1 if the circuit requires 8 bonding pads. What is the cost/die if the bonding pads are included