EE330

Homework 8

Fall 2018


Solutions - TA: Robert Buckley

Problem 1

Assume BJT works in forward active region

$$I_B = \left(\frac{10-0.6}{500k}\right) = 18.8\mu A$$
 $I_C = \beta I_B = 100*18.8\mu A = 1.88mA$
 $V_C = 10-4000*0.00188 = 2.48V$
 $V_{out} = 0V$ (there is a capacitor creating an open circuit in DC.)

Small signal equivalent circuit:



For the MOSFET to be in saturation
$$V_{DS} \ge V_{GS} - V_T$$
 $V_{out} + 2 \ge 2 - 0.5 \rightarrow V_{out} \ge -0.5$
$$I_D = \frac{\mu_n C_{OX} W}{2L} (V_{GS} - V_T)^2 = \frac{4 - V_{out}}{R_1}$$

$$300 * 10^{-6} * \left(\frac{12}{4}\right) * (0 - (-2) - 0.5)^2 = \frac{4 - V_{out}}{R_1}$$

$$V_{out} = 4 - 0.002025 * R_1 \ge 0.5V$$

$$\rightarrow R_1 \le 1728.4\Omega$$

$$\frac{R_1}{2} = 864.2k\Omega$$

$$A_V = \frac{2I_{DQ}R}{V_{SS} + V_T} = \frac{3.5 V}{-1.5 V} = -2.33V/V$$

Problem 4

Assuming that M_1 and M_2 are in saturation

$$I_{D_1} = I_{D_2} \rightarrow \frac{\mu_n C_{OX} W_n}{2 L_n} (V_{GS} - V_T)^2 = \frac{\mu_p C_{OX} W_p}{2 L_p} (V_{GS} - V_T)^2$$

$$\rightarrow \frac{300*10^{-6}*10}{2*2}(0-(-1)-0.5)^2 = \frac{75*10^{-6}*50}{2*1}(V_{out}-1-(-0.5))^2$$

 \rightarrow V_{out} = 0.183 or 0.816. Since 0.816 - 1 > -0.5 this would put the transistor in ohmic region so the voltage is 0.183V.

Problem 5

For quiescent values that capacitors act as open circuits, so the voltage is simply,

$$I_B = \frac{32 - V_B}{90 \text{K}} - \frac{V_B}{10 \text{K}} = \frac{32 - 10 * V_B}{90 \text{K}}$$

$$I_E = (\beta + 1)I_B = (101) * \frac{32 - 10 * (V_E + 0.6)}{90 \text{K}} = \frac{V_E}{1.5 \text{K}} \rightarrow V_E = 2.454 \text{ V} \rightarrow V_B = 3.054 \text{ V}$$

$$I_C = 101 * 16.222 \,\mu\text{A} \rightarrow V_C = 32 - 3000 * I_C = 27.085 \,\text{V}$$

 $V_{out} = 0\text{V}$

Problem 6

$$\begin{split} V_{out} &= 1 - \left(4000 * i_{DQ}\right) \\ I_{DQ} &= 300 * 10^{-6} * \left(\frac{6}{2 * 4}\right) * (0 - (-1) - 0.5)^2 \\ I_{DQ} &= 56.25 \mu A \\ V_{out} &= 0.775 V \end{split}$$

a)
$$I_{DQ} = 300 * 10^{-6} * \left(\frac{6}{2*3}\right) (4 - 0.5)^2$$

 $I_{DQ} = 75 \,\mu A$
 $V_{outq} = 4 + 75 \,\mu * 60k = 8.5V$

b) When
$$V_{in} = 0V$$
, $V_{out1} = V_{outQ} = 6V$
When $V_{in} = 25mV$, $V_{out2} = V_{outQ} + \Delta V$
 $g_m = 300*10^{-6} \left(\frac{6}{3}\right)(1) = 600 \frac{\mu A}{V}$
 $\Delta V = (g_m * \Delta V_{in}) * 20k = 0.9V$
 $V_{out2} = 9.4V$

Problem 8

$$\begin{split} R_{FET} &= \frac{1}{\mu_n C_{OX}} \left(\frac{L}{W} \right) (2 - 1) \\ \frac{V_{out} - V_{in}}{R_F} &= \frac{V_{in}}{R_{FET}} \\ \frac{V_{out}}{V_{in}} &= 1 + \frac{R_F}{R_{FET}} = 1 + \left(\frac{1}{R_{fet}} \right) R_F = \mu_n C_{OX} \left(\frac{W}{L} \right) R_F \\ \frac{V_{out}}{V_{in}} &= 1 + 300 * 10^{-6} * \left(\frac{4}{1} \right) * R_F = \frac{3R_F}{2500} \end{split}$$

Problem 9

a)
$$\frac{I_{B1}}{I_{B2}} = \frac{A_{E1}}{A_{E2}} = \frac{1}{4}$$

 $I_B = I_{B1} + I_{B2} = 5 I_{B1}$
 $I_{IN} = I_{C1} + \beta I_B = \beta I_{B1} + 5 I_{B1}$
 $I_{B1} = I_{in} \left(\frac{1}{\beta + 5}\right) -> I_{out} = \beta I_{B2} = \beta * 4 I_{B1} = I_{in} \left(\frac{4}{1 + \frac{5}{\beta}}\right)$

Assuming that β is large $\rightarrow I_{out} = 4 * I_{in} = 4 * MA$

$$\frac{I_{D1}}{I_{D2}} = \frac{\frac{W_1}{L_1}}{\frac{W_2}{L_2}} = \frac{10}{20} = \frac{1}{2}$$

$$I_{out} = 2I_{in} = \frac{2 mA}{}$$

$$BJT: I_{out} = \frac{A_{E2}}{A_{E1}} I_{in}$$

$$MOSFET: I_{out} = \frac{\frac{W_2}{L_2}}{\frac{W_1}{L_1}} I_{in}$$

Problem 11

At the basics, $I_d = \mu C_{ox} \left(\frac{w}{2L}\right) \left(V_{gs} - V_T\right)^2$, and all three have the same total length and width. Becuase the length/width is the one degree of freedom we have to modify the MOSFET, they should behave the same.

```
module and4bit(i_A, i_B, o_F);
              input [3:0] i_A, i_B;
output [3:0] o_F;
2
3
4
              assign o_F = i_A & i_B;
5
6
7
           endmodule
8
           module Mux4_2_1 (i_A, i_B, i_S, o_F);
input [3:0] i_A, i_B;
1
234567
               input i_S;
output [3:0] o_F;
                   \begin{array}{llll} & \text{Mux}\_2\_1 & \text{mux}0 \text{ (}.i\_\text{A}(i\_\text{A}[1:0]), & .i\_\text{B}(i\_\text{B}[1:0]), & .i\_\text{S}, & .o\_\text{F}(o\_\text{F}[1:0])); \\ & \text{Mux}\_2\_1 & \text{mux}1 \text{ (}.i\_\text{A}(i\_\text{A}[3:2]), & .i\_\text{B}(i\_\text{B}[3:2]), & .i\_\text{S}, & .o\_\text{F}(o\_\text{F}[3:2])); \end{array}
 8
 9
           endmodule
            module dff(i_A,o_F,clk);
 2 3
                input i_A, clk;
                 output o F;
 4
5
6
7
8
                reg o_F;
                always @ (posedge clk)
                     o_F = i_A;
 ġ
                endmodule
10
11
            module register(i_A,o_F,clk);
                input [3:0] i_A;
input clk;
output [3:0] o_F;
12
13
14
15
16
                dff flip0(.i_A(i_A[0]), .clk(clk), .o_F(o_F[0]));
                dff flip1(.i_A(i_A[1]), .clk(clk), .o_F(o_F[1]));
dff flip2(.i_A(i_A[2]), .clk(clk), .o_F(o_F[2]));
dff flip3(.i_A(i_A[3]), .clk(clk), .o_F(o_F[3]));
17
18
19
20
21
            endmodule
```

```
module halfadder(i_A, i_B, i_C, o_C, o_S);
 2
3
           input i_A, i_B, i_C;
           output o_C, o_S;
 4
           5
6
7
 8
         endmodule
 9
10
         module fulladder(i_A, i_B, i_C, o_C, o_S);
           input [3:0] i_A, i_B;
input i_C;
11
           input i_0;
output o_0;
12
13
           output [3:0] o_S;
14
15
                     [2:0] w[0;
           wire
16
17
           halfadder adder1(.i_A(i_A[1]), .i_B(i_B[1]), .i_C(i_C), .o_C(w_C[1]), .o_S(o_S[1])); halfadder adder2(.i_A(i_A[2]), .i_B(i_B[2]), .i_C(i_C), .o_C(w_C[2]), .o_S(o_S[2])); halfadder adder3(.i_A(i_A[3]), .i_B(i_B[3]), .i_C(i_C), .o_C(o_C), .o_S(o_S[3]));
18
19
20
21
22
23
         endmodule
 1
         module andadder(i_A, i_B, o_F, clk, i_S);
            input [3:0] i_A, i_B;
input clk, i_S;
output [3:0] o_F;
 2
 3
 4
 5
                      [3:0] w RO, w R1, w AND, w ADD, w MUX, o C;
            wire
 6
 7
            register reg0(.i_A(i_A), .o_F(w_R0), .clk(clk));
 8
            reqister req1(.i A(i B), .o F(w R1), .clk(clk));
 9
           \begin{array}{ll} \text{and4bit} & \text{and0} (.i\_A(w\_R0), .i\_B(w\_R1), .o\_F(w\_AND)); \\ \text{fulladder} & \text{add0} (.i\_A(w\_R0), .i\_B(w\_R1), .i\_C(0), .o\_C(o\_C), .o\_S(w\_ADD)); \\ \text{Mux4\_2\_1} & \text{mux0} (.i\_A(w\_AND), .i\_B(w\_ADD), .i\_S(i\_S), .o\_F(w\_MUX)); \\ \end{array}
10
11
12
13
14
            reqister req3(.i A(w MUX), .o F(o F), .clk(clk));
15
16
17
         endmodule
```

```
module andadder_TB();
   reg [3:0] i_A, i_B;
   reg clk, i_S;
   wire [3:0] o_F;
  123456789
               and adder\ TB (.i\_A (i\_A), .i\_B (i\_B), .o\_F (o\_F), .clk (clk), .i\_S (i\_S));\\
               initial
               begin
              i_A = 4'b0000;
i_B = 0;
clk = 0;
i_S = 0;
end
10
11
12
13
14
15
16
17
              always
#1 clk = ~clk;
              always
#5 i_S = ~i_S;
18
19
20
21
22
23
24
25
26
               always
               #10 i_A = i_A+1;
              always
#20 i_B = i_B+1;
               endmodule
```

andadder_TB/i_A 0	0	 1		2		3		4		ļ5		6		7		[8		9	
andadder_TB/i_B 0	0			1				2				3				4			
andadder_TB/clk 0																			
andadder_TB/i_S 0																			
andadder_TB/o_F ×	- 0	(1	0	(1)(3	(0	3 (2	J1	2 (6	(o	(6)7	(0	7 (5	2)5 (4	(3	(4)12	0	12 (13	0