# Homework 4 Fall 2017 TA: Joseph Aymond

#### Problem 1:

For the 248 nm UV machine, the total amount of wafers that can be made in a year:

$$N_w = 80 * 24 * 365 * \frac{4}{10} = 280,320$$
 wafers

Cost per wafer: 
$$C_w = \frac{10M}{N_w} = $35.67$$

Number of chips per wafer: 
$$N_c = \frac{A_W}{A_{chip}} = 1413$$

Cost per chip: 
$$C_c = \frac{35.67}{1413} = \$0.025$$

For the 193nm UV machine:

Wafers per year:  $N_{w2} = 70080$ Cost per wafer:  $C_{w2} = \$570.78$ Chips per wafer:  $N_{c2} = 4580$ 

Cost per chip:  $C_{c2} = \$0.125$ 

Cost difference  $C_{\Delta} = 0.125 - 0.025 = \$0.1/chip$ 

#### Problem 2:

The dielectric constant of  $SiO_2 = K_S = 3.9$ 

The dielectric constant of  $HfO_2 = K_H = 25$ 

-> Thickness of HfO2: 
$$t_{HfO_2} = \frac{25}{3.9} * t_{SiO_2} = \frac{12.82 \ nm}{12.82 \ nm}$$

#### Problem 3:

The total volume of the oxide  $V_{ox} = 10nm * 15 nm * 2.5 nm = 375 nm^3$ 

The volume of one  $SiO_2$  molecule  $V_{SiO_2} = 0.044 \ nm^3$ 

Number of  $SiO_2$  molecules per gate  $N_m = \frac{V_{ox}}{V_{SiO_2}} = \frac{8523 \ molecules}{V_{ox}}$ 

# Problem 4:

Resistivity of Aluminum  $2.8*10^{-8}\Omega*m$ 

Resistance of the interconnect: 
$$R = \frac{2.8*10^{-8}\Omega m}{80\&10^{-9}m} * \frac{200*10^{-6}m}{120*10^{-9}m} = \frac{583.33 \Omega}{120*10^{-9}m}$$

#### Problem 5:

The lowest resistance metal for interconnection is silver. It is often not used because silver is very expensive, and because when using silver there is an electro migration issues during fabrication.

#### Problem 6:

The average thickness of a 12 inch (300 mm) wafer is 750-800  $\mu m$  With a 120  $\mu m$  saw the thickness per cut is 870-920  $\mu m$ .

A 2 meter pull can create 
$$N_w = \frac{2m}{870*10^{-6}m} \sim \frac{2m}{920*10^{-6}m} = \frac{2173 \sim 2298 \text{ wafers}}{2173 \sim 2298 \text{ wafers}}$$

#### Problem 7:

From the last page we find,

Poly 1 sheet resistance = 
$$21.7 \frac{\Omega}{\blacksquare}$$
  

$$\omega_{3dB} = \frac{1}{RC} = 2\pi f \rightarrow R = \frac{1}{2\pi f * c} = 31.83 * 10^{6} \Omega$$

a. The minimum area of a poly1 resistor is

$$A_{Resistor} = \frac{39 * 10^6}{21.7} * 0.6^2 \mu m^2 = 528.06 * 10^3 \ \mu m^2$$

The minimum area of a Poly1-Poly2 (864 $\frac{aF}{\mu m^2}$ ) capacitor is

$$A_{Capacitor} = \frac{10pF}{864 \frac{aF}{\mu m^2}} = 11.57 * 10^3 \ \mu m^2$$

Total Area 
$$A = A_{Res} + A_{Cap} = 528.06 * 10^3 + 11.57 * 10^3 = \frac{539.63 * 10^3 \ \mu m^2}{10^3 \ m^2}$$

b) We will start with the minimized size resistor has a sheet of x = 1 and the capacitor has an area of  $y \mu m^2$ .

Total area 
$$A = (0.6 * 0.6) * x + y = 0.36x + y$$
  
 $\frac{1}{RC} = \omega_{3dB} = 2\pi f \rightarrow RC = \frac{1}{2\pi f} = 0.000318 \ Hz$ 

$$(x * 21.7)(864 * 10^{-18} * y) = 0.000318 \rightarrow y = \frac{16.96 * 10^9}{x}$$

$$(16.96 * 10^9)$$

$$16.96 * 1$$

$$A = 0.36x + \left(\frac{16.96 * 10^9}{x}\right) \rightarrow A_{min} \ when \ 0.36x = \frac{16.96 * 10^9}{x}$$

$$x = 217051 \quad s \rightarrow y = \frac{16.96 * 10^9}{217051} = 78138 \ \mu m^2$$

$$R = 217051 * 21.7 = 7.45 * 10^6 = 4.71 M\Omega$$

$$C = 78138 * 864 * 10^{-18} = 106.8 * 10^{-12} = 67.51 \, pF$$

## Problem 8:

- a. Length =  $1\mu m$ , width =  $2\mu m$
- b. Positive photoresist underexposed decreases the size.

Length = 
$$1 - 0.1 + (-0.1) = 0.8 \,\mu m$$

Width is unchanged.

c. Underexposing negative photoresist decreases the size

Length = 
$$1 - 0.1 + 0.1 = 1.0 \,\mu m$$

### Problem 9

Resistivity of Aluminum  $2.8*10^{-8}\Omega*m$ 

Resistance of the interconnect 
$$R_{Al} = \frac{\rho l}{wt} \rightarrow t = \frac{\rho l}{wR} = \frac{2.8*10^{-8}*250*10^{-6}}{2*10^{-6}*25} = 140*10^{-9} m = \frac{140nm}{140nm}$$

Sheet resistance = 
$$\frac{\rho}{t} = \frac{2.8*10^{-8}}{140*10^{-9}} = 0.2 \,\Omega/\blacksquare$$

#### Problem 10

Resistivity of Copper  $1.68 * 10^{-8} \Omega * m$ 

$$R_{Al} = \frac{\rho l}{wt} \rightarrow l = \frac{Rwt}{\rho} = \frac{2*10^{-6}*25*140*10^{-9}}{1.68*10^{-8}} = 416.67*10^{-6} = 416.67 \,\mu m$$

## Problem 11

Approximately 53% of the oxide grows above the wafer, and 47% grows into the wafer.

The increased wafer height  $W_{height} = 0.53 * 5000 = 2650 \text{\AA}$ 

# Problem 12

Poly 1:  $21.7\Omega/\blacksquare$ P+:  $103.2\Omega/\blacksquare$ 

For 10k Ohms

Poly1: 
$$\frac{10,000}{21.7} = 460.8 \, \blacksquare' s$$

P+: 
$$\frac{10,000}{103.2} = 96.9 \, \blacksquare' s$$

There are a lot of different ways to create the serpentine layout, depending on how many rows you want to make. The diagram used 10 so with 10 as our bases,

Poly 1 has 47 squares per row, 10 rows, 9 connections. This means there are 18 corners.

$$(47 * 10) + 9 - (18 * 0.45) = 470.9$$
 **\( \sigma 's.\)** We want 460.9, so we will remove 10 from the bottom row.

The area taken up by the polysilicon is  $(((47*10) + 9 - 10)*0.6*0.6) = 168.84 \,\mu m^2$  but the entire serpentine design, including the space between rows, takes up  $(47*0.6)*(19*0.6) = 321.48 \mu m^2$ .

P+ has 10 squares per row, 10 rows, 9 connections, and 18 corners.

(10\*10)+9-(18\*0.45)=100.9  $\blacksquare$  's so we remove 4 squares and get 96.9, which is the number we want. The area taken up by the P+ is  $(((10*10)+9-4)*0.6*0.6)=37.8~\mu m^2$  but the entire serpentine design with the space between rows takes up  $(10*0.6)*(19*0.6)=68.4\mu m^2$ .

So the polysilicon alone takes up  $\frac{168.8}{37.8} = \frac{4.47}{100}$  times the space as the P+ and the entire serpentine design of the polysilicon takes up  $\frac{321.48}{68.4} = \frac{4.7}{100}$  times the space of the P+ serpentine design.

# Problem 13-14

# Code

```
Ln#

1
2    module Half_Adder(iA, iB, oS, oC);
3    input iA, iB;
4    output oS, oC;
5
6    assign oS = iA ^ iB;
7    assign oC = iA & iB;
8
9    endmodule
```

```
Ln#
1234567
      module Full Adder(iA, iB, iC, oS, oC);
        input iA, iB, iC;
        output oS, oC;
        wire S1, C1, C2;
8
        Half_Adder H1(.iA(iA), .iB(iB), .oS(S1), .oC(C1) );
9
        Half_Adder H2(.iA(S1), .iB(iC), .oS(oS), .oC(C2) );
10
        assign oC = C1 | C2;
11
12
      endmodule
13
```

#### Testbench:

```
Ln#
1
2
3
4
5
6
7
8
9
        timescale 1ns/1ps
        module Full_Adder_tb();
           reg A, B, Cin;
wire S, Cout;
           Full_Adder FH1(.iA(A), .iB(B), .iC(Cin), .oS(S), .oC(Cout) );
           initial begin
A = 1'b0;
B = 1'b0;
11
12
13
              Cin = 1'b0;
           end
14
15
           always #10 A = ~A;
16
17
           always #20 B = ~B;
always #40 Cin = ~Cin;
18
19
        endmodule
20
```

# Output:

