
Homework 3 Fall 2017 TA: Joseph Aymond

Problem 1:


$$Y = \overline{(AB + C)D}$$

One possible design with static CMOS gates,



This design uses 16 transistors.


The below is one design for a compound CMOS gate



This design uses 8 transistors

Problem 2:

$$Y = \bar{A}\bar{B} + AB$$





Problem 3:

For minimum sized 2 input NAND,

$$R_{SWN}=2k\Omega, R_{SWP}=6k\Omega, C=40fF$$


$$T_{HL} = 2 * R_{SWn} * C = 4k * 40f = 160 * 10^{-12} seconds = 160 pS$$





The second inverter is combined with the transmission gate, rather than two separate components.

Problem 6




There should not be a contact between B and N_{active}

 N_{active} region is missing one contact with V_{SS}

There should be a contact between Y and P_{active}

The metal contact between A and B that connects N_{active} and V_{SS} needs to be removed.



Problem 8

a)
$$R_{W_Aluminum} = \frac{2.8*10^{-8}}{0.2*10^{-6}} * \frac{180}{5} + \frac{2.8*10^{-8}}{0.2*10^{-6}} * \frac{40-5}{5} = 6.02\Omega$$
 $V_{wire} = 5 * \frac{6.02}{100 + 6.02} = 283.9 \ mV$
 $V_{Resistor} = 5V - V_{wire} = 5 - 0.2839 = 4.716 \ V$
b) $R_{W_{copper}} = 3.655 \ \Omega$
 $V_{wire} = 5 * \frac{3.655}{100 + 3.655} = 0.176 \ V$
 $V_{Resistor} = 5 * \left(\frac{100}{100 + 3.655}\right) = \frac{4.824 \ V}{5000}$
c) $V_{RW} < 5V * 5\% = 0.25V$
 $5V * \left(\frac{R_W}{100 + R_W}\right) < 0.25V \rightarrow R_W < 5.263 \ \Omega$
 $R_W = 6.02 * \frac{5\mu m}{Width_{wire}} \rightarrow Width_{Wire} \ge 5.72 \ \mu m$

Problem 9:

Each inverter has
$$C_L = 1.5 \ fF + 1.5 \ fF = 3 fF$$
 total load capacitance $C = 3 \ pF * 16 = 48 \ fF$ $R_{SWp} = 6k\Omega \rightarrow T_{LH} = 6 \ k * 48 \ f = \frac{288 * 10^{-12} S = 288 \ pS}{288 * 10^{-12} S} = \frac{100 \ pS}{288 * 10^{-12} S} = \frac{1000 \ pS}{288 * 10^{-12} S} = \frac{1000 \ pS}{288 * 10^$

Mux4to1 code

```
h /home/jaaymond/ee330/verilog/EE330Homework/4to1MUX.v (/M
 Ln#
 1
        timescale 1ns/1ps
 2
3
4
5
       module MUX4to1(A, B, C, D, s1, s2, out);
          input [3:0] A, B, C, D;
         input s1, s2;
output [3:0] out;
 6
7
         reg [3:0] o;
 8
          assign out = o;
 9
10
         always @(*) begin
            if(s1 == 0) begin
if(s2 == 0) begin
11
12
13
                o <= A;
14
              end
15
              else begin
16
                o <= Č;
17
              end
18
             end
19
             else begin
20
              if (s2 == 0) begin
21
               o <= B|;
22
              end
23
              else begin
24
                o <= Ď;
25
              end
26
            end
27
          end
28
       endmodule
```

Test bench Code

```
h /home/jaaymond/ee330/verilog/EE330Homework/MUX_tb.v (/M
  Ln#
  1
           `timescale 1ns/1ps
  234567
           module MUX_tb();
              reg [3:0] A, B, C, D;
              reg s1, s2;
wire [3:0] out;
  8
9
10
               \begin{array}{lll} \tt MUX4to1 & \tt mux(.A(A), .B(B), .C(C), .D(D), \\ .s1(s1), .s2(s2), .out(out)); \end{array} 
 11
 12
              initial begin
               A = 4'b0001;
B = 4'b0010;
 13
14
15
               c = 4'b0100;
16
17
               D = 4'b1|000;
               s1 = 0;

s2 = 0;
18
19
 20
21
22
23
              always #20 s1 <= ~s1;
always #40 s2 <= ~s2;
 24
           endmodule
```

Simulation results

