Name Seen Gordon
ISUID # 495 762 295

Lab Section (circle one—your exam will be given a 0 if you do this incorrectly):

A (W 10-Noon), B (R 10-Noon), C (F 10-Noon), D (W 4-6)

CprE 381 Computer Organization and Assembly Level Programming

Exam #1 2/18/2019 9:00-9:50AM

Directions: There are 5 questions in this exam (on 4 pages). Each question is worth the points indicated. You should roughly spend 1 minute for every two points—plan accordingly. If a problem appears to be hard, move on and come back. Please read the questions carefully. Show your work, including any assumptions you need to use to solve the problems.

Calculators should NOT be used.

Problem	Score		
- Section 1	18/	25	points
2	4000 Springer Cross and Springer Spring	25	points
3	3.0	30	points
4		5	points
5	(ne na constantina estado en constantina	15	points
Total	AND SERVICE OF THE SE	100	points

1. MIPS Assembly and SIMD (25 points). Consider the two following MIPS code segments.

```
char *a;
                             // assume a in register $a0
. . .
for (int i=0; i<N; i++) {
                            // assume N in register $al
     sum += a[i];
```

```
Implementation 1 (no SIMD instructions):
                                               Implementation 2 (SIMD):
ş
        add
               $t0, $zero, $zero
Z
                                                 add.
                                                        $t0, $zero, $zero
        add
               $t2, $zero, $zero
3
                                                 add
                                                        $t2, $zero, $zero
               cond
4
    loop:
                                                 -
                                            loop:
25
        addu
               $t1, $a0, $t0
                                                 addu
        Lb
                                                           $t1, $a0, $t0
6
               $t1, 0($t1)
---
        addu
              $t2, $t2, $t1
                                                           $t1, 0($t1)
                                                zacidu. go $t1, $t1
       addiu $t0, $t0, 1
                                                          $t2, $t2, $t1
   cond:
                                                addu
       slt
              $t1, $t0, $a1
                                                          $t0, $t0,
10
                                            cond:
              $t1, $zero, loop
       bne
                                                slt
  exit:
                                                       $t1, $t0, $a1
12
                                                bne
                                                      $t1, $zero, loop
13
                                           exit:
```


(4) (10 points) What is the minimum size of each binary in bytes? Show your work.

```
Each instruction is 32 bits long /4 byteslang.
Implementation 1: 9 lines
                                    Emplementation 2: 10 mas
                                            10.4 =
```

(b) (10 points) How many instructions get dynamically executed by each implementation in terms of N? You do not need to simplify, but SHOW YOUR WORK.

```
3+
                                             3+
2 +
      TAILUST CONDIFION
                                                 Initial condition
                                             24
6 - N
```

(c) (5 points) Describe one programming optimization you could perform to implementation 1 to save an additional instruction per iteration.



- 2. Psuedo-Instructions (25 points). Consider the case of the MIPS ulw instruction that stores a word to an unaligned memory address (e.g., a word stored to the address 0x10010003). ulw is not supported in hardware, rather it is a pseudo-instruction.
 - (a) (15 points) Support ulw in software. First, finish labelling the memory diagram provided and shade in the bytes you are intending to load (you may assume either endianness). Second, using only the basic arithmetic, logical, and shift instructions, along with 1w, provide a sequence of instructions that corresponds to the following ulw instruction

ulw \$a0, 3(\$t0) # same operands as lw expects # you may assume \$t0's value is # 0x10010000

			7	, extent(000		Problem "Angel"	
Word Address	Byte By 1	/te Byte 2	Byte	A	\	60,12	- # Gel Mo	st sgnificent night
0x10010000			03	1 3	\$ H 4	(\$70)	the local the	
		V		// w		(\$ vo)	# Get 3 lowe	04.06
	704 03 - ole	5 56 I			values	-still u	inalizard	address
	h	ay you	labelle	d	Values	CVer	used	**************************************
					10			AND THE PROPERTY OF THE PROPER

(b) (10 points) Why does the MIPS ISA not implement a ulw instruction? Provide a technical reason. [Hint: think about how you'd have to modify your Lab 4 datapath to support this.]

Londing on an Ineligned momory eddress would not De particularly useful as the mips infrastructure is not equipped to hardle something that is not aligned, and as sock the stored date would be difficult to use Libilly alvaily load such day +30

2	2 Barra - +30	
J,	J. MIPS Formats (30 points) & upg.	
	3. MIPS Formats (30 points). MIPS has three base instruction formats (formats on the reference sheet attached to your exam). However, domain tunnel-vision always want more. Consider the four newly proposed for	see the R. I. and I
	tunnel-vision always want more. Consider the four newly proposed for Format C (Compact).	in-specific experts with
	Format C (Compact).	mats below.

Format C (Compact).

Format C (Compa	act):		
Opcode 15 9	rs	rt	rd
	8 6	5 3	2 0

Format M (Multiple immediate):

Tottlat M (Multiple immedia	ate):		
Imm1	pot		
	Constant of the Constant of th	2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2	1
Format P (Partial):	101	15	5
(Laillai):			Parameter School and Control of the

Tornat P (Partial):		Visit the second
Opcode	rs	Imm	
131 761	25 21	Imm	
E000-7 (7)	land &	20 Imm	Company of the Compan
Format E (Extende	d onemal.		U

Format E (Extended operands):

- Gimat E (Extend	led operands):			And the rest of the state of th	
Opcode 31 26	rs 25 21	rt 20 16	rd 15 11	Funct	
63		Imm	Approximately an extension of a source study resources.		0
(a) Which formats	are incompatible	□ ¥3.72 + 6		3	2

(a) Which formats are incompatible with the three base formats? Briefly explain why any total

Formal C + E are unedialogy incompatible, as each instruction is classically 32 bits in leggle. Formal C as well con only occessions 0-7.

Formet we was the opcode placed incorrectly, and fould not reliably be identified

(b) Of the remaining formats, identify any additional hardware complexities that arise from the format. [Hint: think about how you'd have to modify your Lab 4 datapath to support such

These Formals would require a good amount of additional overhead,

In the case of P, this poold necessitate on additional Mux for the new implicitly legger bundle size

4.	ISA vs ABI Twitter War (5 Points). In 140 of an ISA? of an ABI?	chars or less (total): what is the primary purpose
----	---	--

The primary purpose of an ISA is to provide a Medium to translate lightlevel code into machine code.

An ABI does whom on ISA does, but will hardenere designed for that greatfic job.

5. Processor Design Preparedness (15 Points).

(a) (10 points) Dissassemble the following MIPS machine instruction (i.e., list the instructions and the types and decimal values of the operand fields). Show your work!

₹ 0x00c000c

R-Type: 000000 00000 00000 00000 00000 000000

(b) (5 points) True or Fulse: I am ready to design a processor. If False, why?

True learned the building blocks of a processor, and using machine code, am able to appropriately direct data from memory or immediate.

(END OF EXAM)

381 Wates Sheet

Sean Gordon Sporden U C/10100

R	4000 \$10, \$51, \$52	Used For
		Resister/Alu
	COPEO RE RV RD SWENT FORCE	10 No.
	000000 10001 10010 01000 00000 100001	
7 :	IW \$12, O(\$1)	
		Low/store
	OP RS RV IMM.	AID ; MM.
	100011 01001 01010 0000 0000 0000 0000	Candillana 1 3.
ortones, in	A CONTRACTOR OF THE PROPERTY O	oby for a breach or something
	OP 6 Fagel 26	Jump & link
Winderstandswindingspread	0x1000 bne \$72,\$53, Ex. 6x 0x1000 0x1004 200	FC+4+4-imm = 100c => 100c-PC-4=4-imm =>
sedermone recursor and the control and selection of the control and control an	or look Exit: adult \$52, \$51, 10 Ox look T-type example: whow if "CI" is very for beg \$50, \$51, L1 - can be rewritten as - bne \$50, \$51, L2 # Inverted JL1 # Unconditional, can us L2:	
Signal de la companya	Stor Sal is reserved for the compiler	
телен (Нестандентелен деней пред перевод деней перевод деней перевод деней перевод деней перевод деней перевод	61- 310, 811, LI # Goto LI ; G \$10 < 8	
	SIL dat, \$10, \$11 # ser dat = 1 : F 310	4 55
	time tak to 11 the	The second secon

	torini		
ra gun gararan ara da kara da kerinda kerinda kerinda kerinda da kerinda kerinda kerinda kerinda kerinda kerind	DOME	Rest	
eren mett at diddiekt i den dynn afrek (200 er pendiate) (200 er pendiate).	30,3800	O	Constant O
	\$1,301	· · · · · · · · · · · · · · · · · · ·	Reserved for pseudo instructions
Annual Control of the	\$V0 - \$V2	2-3	Values For results
oppeligening freighe gegenn mei an eine meillen met de fere den er den er de	\$40-843	4.7	argoments/peremeters.
lan, anggagagan anggagagan panggan an an anggan an a	\$10-317	8-15	remps.
erendam de albumb (1956), de debe es l'Esperant de debe d'Art Albert de l'Esperant	\$50-\$57	16-23	I saved CGS
	\$18-\$19	24.25	Lemps 2
engenet find i han en megenetik och å bladere kopertierlike strende i strende i strende i strende i strende ind	138°	28	Global poincer
andre a status and the commission of the commiss	\$ 50	29	Stech polarer
	4 60	30	Frame pointer
	\$ 660	31	return address
\$21,111,111,111,111,111,111,111,111,111,			

\$50-\$57 Surranced to be preserved over a function cell (convention)

Sp points to the center of the 64th block of memory installe date
sp points to the last location on stach

\$FP points to beginning of stack, not really

*