

EE 330

Lecture 42

Digital Circuits

- Propagation Delay With Multiple Levels of Logic
- Optimally driving large capacitive loads
- Logic Effort

Device Sizing

Equal Worst Case Rise/Fall

(and equal to that of ref inverter when driving C_{REF})

Multiple Input Gates: **2-input NOR**

(n-channel devices sized same, p-channel devices sized the same)

Assume $L_n=L_p=L_{min}$ and driving a load of C_{REF}

$W_n=?$


$W_p=?$

Input capacitance = ?

FI=?

$t_{PROP}=?$ (worst case)

DERIVATIONS



One degree of freedom was used to satisfy the constraint indicated

$$W_n = W_{MIN}$$

$$W_p = 6W_{MIN}$$


Other degree of freedom was used to achieve equal rise and fall times

$$C_{INA} = C_{INB} = C_{OX}W_{MIN}L_{MIN} + 6C_{OX}W_{MIN}L_{MIN} = 7C_{OX}W_{MIN}L_{MIN} = \left(\frac{7}{4}\right)4C_{OX}W_{MIN}L_{MIN} = \left(\frac{7}{4}\right)C_{REF}$$

$$FI = \left(\frac{7}{4}\right)C_{REF} \quad \text{or} \quad FI = \frac{7}{4}$$

$$t_{PROP} = t_{REF} \quad (\text{worst case})$$

Overdrive Factors



Scaling widths of ALL devices by constant ($W_{\text{scaled}} = W \times \text{OD}$) will change “drive” capability relative to that of the reference inverter but not change relative value of t_{HL} and t_{LH}

$$R_{\text{PD}} = \frac{L_1}{\mu_n C_{\text{OX}} W_1 (V_{\text{DD}} - V_{\text{Tn}})}$$



$$R_{\text{PDOD}} = \frac{L_1}{\mu_n C_{\text{OX}} [\text{OD} \cdot W_1] (V_{\text{DD}} - V_{\text{Tn}})} = \frac{R_{\text{PD}}}{\text{OD}}$$

$$R_{\text{PU}} = \frac{L_2}{\mu_p C_{\text{OX}} W_2 (V_{\text{DD}} + V_{\text{Tp}})}$$



$$R_{\text{PUOD}} = \frac{L_2}{\mu_p C_{\text{OX}} [\text{OD} \cdot W_2] (V_{\text{DD}} + V_{\text{Tp}})} = \frac{R_{\text{PU}}}{\text{OD}}$$

Scaling widths of ALL devices by constant will change FI by OD

$$C_{\text{IN}} = C_{\text{OX}} (W_1 L_1 + W_2 L_2)$$




$$C_{\text{INOD}} = C_{\text{OX}} ([\text{OD} \cdot W_1] L_1 + [\text{OD} \cdot W_2] L_2) = \text{OD} \cdot C_{\text{IN}}$$


Propagation Delay with Over-drive Capability

Example


Compare the propagation delays. Assume the OD is 900 in the third case and 30 in the fourth case. Don't worry about the extra inversion at this time.




$$t_{PROP} = 900t_{REF}$$



$$t_{PROP} = t_{REF} + 900t_{REF} = 901t_{REF}$$



$$t_{PROP} = 900t_{REF} + t_{REF} = 901t_{REF}$$




$$t_{PROP} = 30t_{REF} + 30t_{REF} = 60t_{REF}$$

Note: Dramatic reduction in t_{PROP} is possible

Will later determine what optimal number of stages and sizing is

Propagation Delay in Multiple-Levels of Logic with Stage Loading





F_{Ik} denotes the total loading on stage k which is the sum of the F_I of all loading on stage k

Summary: Propagation delay from A to F :

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{F_{I(k+1)}}{OD_k}$$


Propagation Delay in Multiple-Levels of Logic with Stage Loading

Asymmetric Overdrive



$$t_{\text{PROP}} = t_{\text{HL}} + t_{\text{LH}} = \frac{1}{2} t_{\text{REF}} F_{\text{IL}} \left(\frac{1}{\text{OD}_{\text{HL}}} + \frac{1}{\text{OD}_{\text{LH}}} \right)$$

When propagating through n stages:



F_{Ik} denotes the total loading on stage k which is the sum of the F_I of all loading on stage k

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^n F_{I(k+1)} \left(\frac{1}{\text{OD}_{\text{HL}k}} + \frac{1}{\text{OD}_{\text{LH}k}} \right) \right)$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Will consider an example with the five cases

- Equal rise/fall (no overdrive)
- Equal rise/fall with overdrive
- Minimum Sized
- Asymmetric Overdrive
- Combination of equal rise/fall, minimum size and overdrive


Will develop the analysis methods as needed

Review from Last Time

Equal rise-fall gates, no overdrive

In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$


(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)



Equal rise-fall gates, no overdrive


In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)



$$t_{PROP} = 32.5 t_{REF}$$

How does this propagation delay compare to that required for a propagation of a signal through 5-levels of logic with only reference inverters?




$$t_{PROP} = 5 t_{REF}$$

Loading can have a dramatic effect on propagation delay

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Equal rise-fall gates, with overdrive



In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)


$$t_{PROP} = t_{REF} \sum_{k=1}^n \frac{F_{l_{k+1}}}{OD_k}$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Equal rise-fall gates, with overdrive

	Equal Rise/Fall	Equal Rise/Fall (with OD)	
C_{IN}/C_{REF}			
Inverter	1	OD	
NOR	$\frac{3k+1}{4}$	$\frac{3k+1}{4} \cdot OD$	
NAND	$\frac{3+k}{4}$	$\frac{3+k}{4} \cdot OD$	
Overdrive			
Inverter			
HL	1	OD	
LH	1	OD	
NOR			
HL	1	OD	
LH	1	OD	
NAND			
HL	1	OD	
LH	1	OD	
t_{PROP}/t_{REF}	$\sum_{k=1}^n F_{l(k+1)}$	$\sum_{k=1}^n \frac{F_{l(k+1)}}{OD_k}$	$t_{PROP} = t_{REF} \sum_{k=1}^n \frac{F_{l_{k+1}}}{OD_k}$

Equal rise-fall gates, with overdrive




In 0.5u proc $t_{REF} = 20ps$,
 $C_{REF} = 4fF$, $R_{PDREF} = 2.5K$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Minimum-sized gates




In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$

$$t_{PROP} = t_{REF} \bullet ?$$

(Note: This C_{OX} is somewhat larger than that in the 0.5u ON process)

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Minimum-sized gates




$$t_{\text{PROP}} = t_{\text{REF}} \bullet ?$$

Observe that a minimum-sized gate is simply a gate with asymmetric overdrive

Recall:



Propagation Delay with Minimum-Sized Gates



$$t_{\text{PROP}} = t_{\text{REF}} \bullet \left(\frac{1}{2} \sum_{k=1}^n F_{I(k+1)} \left(\frac{1}{OD_{\text{HL}k}} + \frac{1}{OD_{\text{LH}k}} \right) \right)$$

- Still need OD_{HL} and OD_{LH} for minimum-sized gates
- Still need F_i

Propagation Delay with minimum-sized gates





$$OD_{HL}=?$$

$$OD_{HL}=1$$

$$OD_{LH}=?$$

$$OD_{LH}=\frac{1}{3k}$$



$$OD_{HL}=?$$

$$OD_{HL}=1/k$$

$$OD_{LH}=?$$

$$OD_{LH}=\frac{1}{3}$$

$$FI=2C_{OX}W_{MIN}L_{MIN}$$


$$C_{REF}=4C_{OX}W_{MIN}L_{MIN}$$

$$FI=\frac{C_{REF}}{2}$$


Propagation Delay in Multiple-Levels of Logic with Stage Loading

Minimum-sized gates


	Equal Rise/Fall	Equal Rise/Fall (with OD)	Minimum Sized
C_{IN}/C_{REF}			
Inverter	1	OD	
NOR	$\frac{3k+1}{4}$	$\frac{3k+1}{4} \cdot OD$	
NAND	$\frac{3+k}{4}$	$\frac{3+k}{4} \cdot OD$	
Overdrive			
Inverter			
HL	1	OD	
LH	1	OD	
NOR			
HL	1	OD	
LH	1	OD	
NAND			
HL	1	OD	
LH	1	OD	
t_{PROP}/t_{REF}	$\sum_{k=1}^n F_{l(k+1)}$	$\sum_{k=1}^n \frac{F_{l(k+1)}}{OD_k}$	




$$OD_{HL}=1$$



$$OD_{HL}=1/k$$



$$OD_{LH}=\frac{1}{3k}$$




$$OD_{LH}=\frac{1}{3}$$

$$FI=\frac{C_{REF}}{2}$$



Propagation Delay in Multiple-Levels of Logic with Stage Loading

Minimum-sized gates


	Equal Rise/Fall	Equal Rise/Fall (with OD)	Minimum Sized
C_{IN}/C_{REF}			
Inverter	1	OD	1/2
NOR	$\frac{3k+1}{4}$	$\frac{3k+1}{4} \cdot OD$	1/2
NAND	$\frac{3+k}{4}$	$\frac{3+k}{4} \cdot OD$	1/2
Overdrive			
Inverter			
HL	1	OD	1
LH	1	OD	1/3
NOR			
HL	1	OD	1
LH	1	OD	1/(3k)
NAND			
HL	1	OD	1/k
LH	1	OD	1/3
t_{PROP}/t_{REF}	$\sum_{k=1}^n F_{l(k+1)}$	$\sum_{k=1}^n \frac{F_{l(k+1)}}{OD_k}$	$\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right)$



$$OD_{HL}=1$$





$$OD_{LH} = \frac{1}{3k}$$



$$OD_{HL} = 1/k \quad OD_{LH} = \frac{1}{3}$$

$$FI = \frac{C_{REF}}{2}$$


Minimum-sized gates



$$t_{\text{PROP}} = t_{\text{REF}} \bullet ?$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Asymmetric-sized gates




	Equal Rise/Fall	Equal Rise/Fall (with OD)	Minimum Sized	Asymmetric OD (OD _{HL} , OD _{LH})
C_{IN}/C_{REF}				
Inverter	1	OD	1/2	$\frac{OD_{HL} + 3 \cdot OD_{LH}}{4}$
NOR	$\frac{3k+1}{4}$	$\frac{3k+1}{4} \cdot OD$	1/2	$\frac{OD_{HL} + 3k \cdot OD_{LH}}{4}$
NAND	$\frac{3+k}{4}$	$\frac{3+k}{4} \cdot OD$	1/2	$\frac{k \cdot OD_{HL} + 3 \cdot OD_{LH}}{4}$
Overdrive				
Inverter				
HL	1	OD	1	OD _{HL}
LH	1	OD	1/3	OD _{LH}
NOR				
HL	1	OD	1	OD _{HL}
LH	1	OD	1/(3k)	OD _{LH}
NAND				
HL	1	OD	1/k	OD _{HL}
LH	1	OD	1/3	OD _{LH}
t_{PROP}/t_{REF}	$\sum_{k=1}^n F_{l(k+1)}$	$\sum_{k=1}^n \frac{F_{l(k+1)}}{OD_k}$	$\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right)$	$\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right)$

$$t_{PROP} = t_{REF} \cdot \left(\frac{1}{2} \sum_{k=1}^5 F_{l(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right) \right)$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading


Asymmetric-sized gates



$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^5 F_{l(k+1)} \left(\frac{1}{OD_{\text{HL}k}} + \frac{1}{OD_{\text{LH}k}} \right) \right)$$

Asymmetric-sized gates


(Note: This C_{ox} is somewhat larger than that in the 0.5u ON process)



NOR: $\frac{OD_{HL} + 3k \cdot OD_{LH}}{4}$

NAND: $\frac{k \cdot OD_{HL} + 3 \cdot OD_{LH}}{4}$

$OD_{HL}=4$
 $OD_{LH}=2$



$t_{PROP} = t_{REF} \cdot ?$

$$t_{PROP} = t_{REF} \cdot \left(\frac{1}{2} \sum_{k=1}^5 F_{I(k+1)} \left(\frac{1}{OD_{HLk}} + \frac{1}{OD_{LHk}} \right) \right)$$

$$t_{PROP} = t_{REF} \cdot \frac{1}{2} \left(\frac{63}{8} \left(1 + \frac{1}{2} \right) + \frac{29}{4} (2 + 4) + \frac{77}{16} (1 + 1) + \frac{7}{2} \left(4 + \frac{1}{4} \right) + 12.5 \left(\frac{1}{2} + \frac{1}{4} \right) \right)$$

$t_{PROP} = 44.6 \cdot t_{REF}$

$$t_{\text{PROP}} = t_{\text{REF}} \bullet ?$$

Driving Notation

- **Equal rise/fall (no overdrive)**




- **Equal rise/fall with overdrive**



- **Minimum Sized**




- **Asymmetric Overdrive**



Propagation Delay in Multiple-Levels of Logic with Stage Loading


Mixture of Minimum-sized gates, equal rise/fall times and OD




$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^5 F_{l(k+1)} \left(\frac{1}{\text{OD}_{\text{HLk}}} + \frac{1}{\text{OD}_{\text{LHk}}} \right) \right)$$

Propagation Delay in Multiple-Levels of Logic with Stage Loading

Mixture of Minimum-sized gates, equal rise/fall gates and OD



Propagation Delay in Multiple-Levels of Logic with Stage Loading



- Equal rise/fall (no overdrive)

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n F_{l(k+1)}$$

- Equal rise/fall with overdrive

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{F_{l(k+1)}}{\text{OD}_k}$$

- Minimum Sized

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{\text{OD}_{\text{HLk}}} + \frac{1}{\text{OD}_{\text{LHk}}} \right) \right)$$

- Asymmetric overdrive


$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{\text{OD}_{\text{HLk}}} + \frac{1}{\text{OD}_{\text{LHk}}} \right) \right)$$

- Combination of equal rise/fall, minimum size and overdrive

$$t_{\text{PROP}} = t_{\text{REF}} \cdot \left(\frac{1}{2} \sum_{k=1}^n F_{l(k+1)} \left(\frac{1}{\text{OD}_{\text{HLk}}} + \frac{1}{\text{OD}_{\text{LHk}}} \right) \right)$$

Driving Large Capacitive Loads

Example



Assume $C_L = 1000C_{REF}$


Assume driving by a
reference inverter

$t_{PROP} = ?$

In 0.5u proc $t_{REF} = 20ps$,
 $C_{REF} = 4fF, R_{PDREF} = 2.5K$

Driving Large Capacitive Loads

Example



Assume $C_L = 1000C_{REF}$

$$t_{PROP} = 1000t_{REF}$$


t_{PROP} is too long !

In 0.5u proc $t_{REF} = 20ps$,
 $C_{REF} = 4fF, R_{PDREF} = 2.5K$

Driving Large Capacitive Loads

Example

Assume $C_L = 1000C_{REF}$



$$t_{PROP} = ?$$

$$t_{PROP} = t_{REF} \sum_{k=1}^2 \frac{F_{I(k+1)}}{OD_k}$$

$$t_{PROP} = t_{REF} \left(\frac{1}{1} 1000 + \frac{1}{1000} 1000 \right) = t_{REF} (1000 + 1)$$


$$t_{PROP} = t_{REF} (1001)$$

Delay of second inverter is really small but overall delay is even longer than before!

Driving Large Capacitive Loads

Example

Assume $C_L = 1000C_{REF}$



$$t_{PROP} = t_{REF} \sum_{k=1}^3 \frac{F_{I(k+1)}}{OD_k}$$


$$t_{PROP} = t_{REF} \left(\frac{1}{1} 10 + \frac{1}{10} 100 + \frac{1}{100} 1000 \right) = t_{REF} (10 + 10 + 10)$$

$$t_{PROP} = 30t_{REF}$$

Dramatic reduction in propagation delay (over a factor of 30!)

What is the fastest way to drive a large capacitive load?

Optimal Driving of Capacitive Loads



Need to determine the number of stages, n , and the OD factors for each stage to minimize t_{PROP}

$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{F_{l(k+1)}}{\text{OD}_k} \longrightarrow t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta_k}{\theta_{k-1}}$$


$$\text{where } \theta_0 = 1, \theta_n = C_L / C_{\text{REF}}$$

This becomes an n -parameter optimization (minimization) problem !


Unknown parameters: $\{\theta_1, \theta_2, \dots, \theta_{n-1}, n\}$

An n -parameter nonlinear optimization problem is generally difficult !!!!

Optimal Driving of Capacitive Loads



Order reduction strategy : Assume overdrive of stages increases by the same factor clear until the load



This becomes a 2-parameter optimization (minimization) problem !


Unknown parameters: $\{\theta, n\}$

One constraint : $\theta^n C_{\text{REF}} = C_L$



One degree of freedom

Optimal Driving of Capacitive Loads



$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta_k}{\theta_{k-1}}$$



$$t_{\text{PROP}} = t_{\text{REF}} \sum_{k=1}^n \frac{\theta^k}{\theta^{k-1}}$$

$$\theta^n C_{\text{REF}} = C_L$$

$$t_{\text{PROP}} = t_{\text{REF}} n \theta$$

$$\left. \begin{array}{l} t_{\text{PROP}} = t_{\text{REF}} n \theta \\ \theta^n C_{\text{REF}} = C_L \end{array} \right\}$$


Unknown parameters: $\{\theta, n\}$

$$\theta^n C_{\text{REF}} = C_L \longrightarrow n = \frac{1}{\ln(\theta)} \ln\left(\frac{C_L}{C_{\text{REF}}}\right)$$

Thus obtain an expression for t_{PROP} in terms of only θ

$$t_{\text{PROP}} = t_{\text{REF}} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{\text{REF}}} \right]$$

Optimal Driving of Capacitive Loads




Is suffices to minimize the function $f(\theta) = \frac{\theta}{\ln(\theta)}$

$$\frac{df}{d\theta} = \frac{\ln(\theta) - \theta \cdot \left(\frac{1}{\theta} \right)}{(\ln(\theta))^2} = 0$$

$$\ln(\theta) - 1 = 0 \quad \rightarrow \quad \theta = e$$

$$n = \frac{1}{\ln(\theta)} \ln \left(\frac{C_L}{C_{REF}} \right) \quad \rightarrow \quad n = \ln \left(\frac{C_L}{C_{REF}} \right)$$

Optimal Driving of Capacitive Loads




$$\theta_{OPT} = e$$

$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right)$$

$$t_{PROP} = t_{REF} \frac{\theta}{\ln(\theta)} \left[\ln \frac{C_L}{C_{REF}} \right]$$


$$t_{PROP} = t_{REF} e \left[\ln \frac{C_L}{C_{REF}} \right] = n \theta t_{REF}$$

Optimal Driving of Capacitive Loads




- minimum at $\theta=e$ but shallow inflection point for $2<\theta<3$
- practically pick $\theta=2$, $\theta=2.5$, or $\theta=3$
- since optimization may provide non-integer for n , must pick close integer

Optimal Driving of Capacitive Loads



- Often termed a pad driver
- Often used to drive large internal busses as well
- Generally included in standard cells or in cell library
- Device sizes can become very large
- Odd number of stages will cause signal inversion but usually not a problem

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.


*In 0.5u proc $t_{REF}=20ps$,
 $C_{REF}=4fF, R_{PDREF}=2.5K$*

$$n_{OPT} = \ln\left(\frac{C_L}{C_{REF}}\right) = \ln\left(\frac{10pF}{4fF}\right) = 7.8$$

Select $n=8$, $\theta=2.5$

$$W_{nk} = 2.5^{k-1} \cdot W_{REF}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{REF}$$

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$


$$W_{nk} = 2.5^{k-1} \cdot W_{\text{REF}}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{\text{REF}}$$

$$W_{\text{REF}} = W_{\text{MIN}} \quad L_n = L_p = L_{\text{MIN}}$$

k	n-channel	p-channel
1	1 W_{MIN}	3 W_{MIN}
2	2.5 W_{MIN}	7.5 W_{MIN}
3	6.25 W_{MIN}	18.75 W_{MIN}
4	15.6 W_{MIN}	46.9 W_{MIN}
5	39.1 W_{MIN}	117.2 W_{MIN}
6	97.7 W_{MIN}	293.0 W_{MIN}
7	244.1 W_{MIN}	732.4 W_{MIN}
8	610.4 W_{MIN}	1831.1 W_{MIN}

Note devices in last stage are very large !

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$


$$W_{nk}=2.5^{k-1} \cdot W_{\text{REF}}, \quad W_{pk}=3 \cdot 2.5^{k-1} \cdot W_{\text{REF}}$$

$$t_{\text{PROP}} \cong n\theta t_{\text{REF}} = 8 \cdot 2.5 \cdot t_{\text{REF}} = 20t_{\text{REF}}$$

More accurately:

$$t_{\text{PROP}} = t_{\text{REF}} \left(\sum_{k=1}^7 \theta + \frac{1}{\theta^7} \frac{C_L}{C_{\text{REF}}} \right) = t_{\text{REF}} \left(17.5 + \frac{1}{610} 2500 \right) = 21.6t_{\text{REF}}$$

Optimal Driving of Capacitive Loads



Example: Design a pad driver for driving a load capacitance of 10pF, determine t_{PROP} for the pad driver, and compare this with the propagation delay for driving the pad with a minimum-sized reference inverter.

In 0.5u proc $t_{\text{REF}}=20\text{ps}$,
 $C_{\text{REF}}=4\text{fF}$, $R_{\text{PDREF}}=2.5\text{K}$

$$W_{nk} = 2.5^{k-1} \cdot W_{\text{REF}}, \quad W_{pk} = 3 \cdot 2.5^{k-1} \cdot W_{\text{REF}}$$


If driven directly with the minimum-sized reference inverter

$$t_{\text{PROP}} = t_{\text{REF}} \frac{C_L}{C_{\text{REF}}} = 2500 t_{\text{REF}}$$


Note an improvement in speed by a factor of

$$r = \frac{2500}{20} = 125$$

Pad Driver Size Implications



Consider a 7-stage pad driver and assume $\theta = 3$







6



7



Area of Last Stage Larger than that of all previous stages combined!



End of Lecture 42