| EE 330 | |
|----------------|-----------------|
| Final Exam | |
| Fall 2017 | |
| Tuesday Dec 12 | 12:00-2:00 p.m. |

Name_____

Instructions: Students may bring 3 pages of notes (3 front + 3 back) to this exam. There are 10 questions and 8 problems. There are two points allocated to each question. All problems are worth 10 points. Please solve problems in the space provided on this exam. Attach extra sheets only if you run out of space in solving a specific problem.

If references to semiconductor processes are needed beyond what is given in a specific problem or question, assume a CMOS process is available with the following key process parameters; $\mu_n C_{OX} = 100 \mu A/V^2$, $\mu_p C_{OX} = \mu_n C_{OX}/3$, $V_{TNO} = 0.5 V$, $V_{TPO} = -0.5 V$, $C_{OX} = 4 f F/\mu^2$, $\lambda = 0.01 V^{-1}$, and $\gamma = 0$. If reference to a bipolar process is made, assume this process has key process parameters for an npn transistor of $J_S = 10^{-15} A/\mu^2$, $\beta_n = 100$ and $V_{AFn} = \infty$ and those for a pnp transistor are $J_S = 10^{-15} A/\mu^2$, $\beta_p = 20$ and $V_{AFp} = \infty$. If any other process parameters are needed, use the process parameters associated with the process described in the attachments to this exam. Specify clearly what process parameters you are using in any solution requiring process parameters. Several tables that may be of use are appended at the end of the exam.


- 1. (2pts) One of the sizing strategies used for determining dimensions of transistors in CMOS gates was termed "equal worst-case rise and fall times". What is the reason "worst-case" was included in this sizing strategy?
- 2. (2 pts) Simpler and less-expensive processes can be used to build ratio logic circuits but today most large digital circuits are fabricated in more expensive CMOS processes. What is the major reason for this?
- 3. (2 pts) What is the major use of large overdrive factors to size gates in a CMOS logic circuit?
- 4. (2pts) Elmore delay calculations are often used to predict the delay of Boolean signals that are propagating through an interconnect. Though not real accurate, Elmore delay calculations are generally said to be "faithful". What is the meaning conveyed by the word "faithful" in this context?

| 5. | (2 pts) Dynamic logic is somewhat more complicated than static CMOS or ratio logic yet there can be a significant benefit from using dynamic logic in some applications. What is the major advantage dynamic logic offers in some applications? |
|-----|---|
| 6. | Several contributors to power dissipation in a logic circuit were identified. These included dynamic power dissipation, pipe dissipation, leakage, and static power dissipation. Describe what "pipe" power dissipation is and what is naturally done to make the pipe power dissipation small. |
| 7. | Aside from the cost of die area which goes up linearly with area, there is a major reason that very large die are not practical. What is the major reason very large die are not practical? |
| 8. | (2 pts) Of the basic MOS amplifier structures, which is noted for having a large noninverting voltage gain? |
| 9. | (2pts) Why is C_{OX} for the n-channel transistors and the p-channel transistors nearly identical for the 0.5 μ m CMOS process we have discussed in class? |
| 10. | (2 pts) In the 90nm process node, the thickness of the SiO_2 gate is about 1.2nm. How many SiO_2 molecules stacked vertically on top of each other is required to make the 1.2nm gate oxide? |

Problem 1 A polysilicon interconnect that is 1mm long and 1µm wide is driving an equal rise/fall inverter with an OD of 20 as shown in the figure. Assume this interconnect is in the process characterized by the description in the attachment at the end of this exam. A reference inverter in this process is shown below.

- a) Using a three-segment Elmore delay model, calculate the delay of a Boolean low-to-high signal transition that propagates from point A to point B in this interconnect bus.
- b) Calculate the propagation delay $(t_{HL}+t_{LH})$ from A to C. Assume $V_{DD}=3.5V$.






Problem 2 The standard static CMOS inverter is shown below. The trip point for this inverter is given by the expression


$$V_{\text{TRIP}} = \frac{\left(V_{_{Tn}}\right)\sqrt{\frac{W_{_{1}}}{L_{_{1}}}} + \left(V_{_{DD}} + V_{_{Tp}}\right)\sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{L_{_{2}}}}{\sqrt{\frac{W_{_{1}}}{L_{_{1}}}} + \sqrt{\frac{\mu_{_{p}}}{\mu_{_{n}}}} \frac{W_{_{2}}}{L_{_{2}}}}$$

Mathematically derive this expression.





Problem 3 An amplifier circuit is shown below. Assume C_1 is large.

- a) Determine the quiescent output voltage
- b) Determine the small-signal voltage gain in terms of the small-signal model parameters and the resistors in the circuit
- c) Numerically determine the small-signal voltage gain.




Problem 4 A section of a logic block is shown below. Assume all devices are sized for equal worst-case rise and fall times and that the overdrives, if different than 1, are as indicated. If the input A is a 10MHz square wave, determine the dynamic power dissipation in the inverter with OD=2. Assume V_{DD} =3.5V. The characteristics of a reference inverter in the process used for the design of the logic block are shown below.






Problem 5 A segment of a logic block is shown below. Assume the lengths of all devices are L_{MIN} . Assume all gates are sized for equal worst-case rise and fall times. Gates with an overdrive factor that is different than 1 are as indicated by a number on the gate. Assume that the process in which these gates are fabricated is characterized by a minimum length reference inverter with

- a) Determine the worst-case propagation delay from B to F
- b) Repeat part a) if all gates are minimum sized.




Problem 6 Consider the amplifier block shown below. Assume all MOS transistors are operating in the saturation region and the BJT is operating in the forward active region. Assume the capacitors are all large.

- a) Draw the small-signal equivalent circuit of this amplifier
- b) Determine the small-signal voltage gain in terms of the small-signal model parameters of the transistors and the components in the circuit
- c) Determine the input impedance in terms of the model parameters of the transistors and the components in the circuit





Problem 7 The I_D - V_{DS} characteristics for a MOSFET with different values of V_{GS} are shown below. The dimensions of the device are W=15 μ m and L=3 μ m.

- a) Determine V_{TH} for this transistor
- b) Determine μC_{OX} for this transistor



Problem 8 Design the current sources I₁ and I₂ so that the node voltages are 3V and 5V as indicated. You may use any number of resistors, capacitors, MOS transistors, and BJT transistors as you choose in your design but your current generators should be powered by the 8V voltage source indicated. Sketch your design in the schematic given on the bottom of this page.





TRANSISTOR PARAMETERS W/L N-CHANNEL P-CHANNEL UNITS

| MINIMUM Vth | 3.0/0.6 | 0.78 | -0.93 | volts | | |
|--|--------------------------|---------------|---------------------------------|--------------------------|--------------|---------|
| SHORT Idss Vth Vpt | 20.0/0.6 | 0.69 | -238 -0.90 -10.0 | volts | | |
| WIDE Ids0 | 20.0/0.6 | < 2.5 | < 2.5 | pA/um | | |
| LARGE Vth Vjbkd Ijlk Gamma | 50/50 | 11.4 <50.0 | -0.95 -11.7 <50.0 0.58 | volts pA | | |
| K' (Uo*Cox/2) Low-field Mobility | | | -18.4 153.46 | | | |
| COMMENTS: XL_AMI_C5F | | | | | | |
| FOX TRANSISTORS Vth | GATE Poly | | P+ACTIVE <-15.0 | | | |
| PROCESS PARAMETERS Sheet Resistance Contact Resistance Gate Oxide Thickness | 82.7 103.2 56.2 118.4 | 21.7 9 | 84 39. | Y2 MTL1 7 0.09 0 | 0.09 0.78 | ohms/sq |
| PROCESS PARAMETERS Sheet Resistance Contact Resistance | MTL3 0.05 0.78 | N\PLY 824 | | UNITS ohms/sq ohms | | |


COMMENTS: $N\POLY$ is N-well under polysilicon.

| CAPACITANCE PARAMETERS Area (substrate) Area (N+active) Area (P+active) | N+ACTV 429 | P+ACTV 721 | POLY 82 2401 2308 | POLY2 | M1 32 36 | M2 17 16 | M3 10 12 | N_WELL 40 | UNITS aF/um^2 aF/um^2 aF/um^2 |
|---|---------------|---------------|----------------------------|-------|----------------|----------------|----------------|--------------|--|
| Area (poly) | | | | 864 | 61 | 17 | 9 | | aF/um^2 |
| Area (poly2) Area (metal1) | | | | | 53 | 34 | 13 | | aF/um^2 aF/um^2 |
| Area (metal2) | | | | | | | 32 | | aF/um^2 |
| Fringe (substrate) | 311 | 256 | | | 74 | 58 | 39 | | aF/um |
| Fringe (poly) | | | | | 53 | 40 | 28 | | aF/um |
| Fringe (metal1) | | | | | | 55 | 32 | | aF/um |
| Fringe (metal2) | | | | | | | 48 | | aF/um |
| Overlap (N+active) | | | 206 | | | | | | aF/um |
| Overlap (P+active) | | | 278 | | | | | | aF/um |

Basic Amplifier Gain Table

| CEWRE/CSWRS BJT MOS | V _{in} ← R _E ← R _C | - R _E | | r _π + βR _E | $\beta \left(\frac{V_t}{I_{CQ}} + R_E \right) $ | Rc | |
|------------------------|--|------------------------------|-------------------------------------|----------------------------------|--|------------------|---|
| CB/CG BJT MOS | v_{in} | gmRc | IcaRc2baRcVtVEB | 7-0 | $\frac{V_{\rm t}}{I_{\rm CQ}}$ | R _C | |
| CC/CD MOS | Vindence Pindence Pin | 9m 9m + 9E | lcaRe + V _t 2lpaRe + VEB | r _π + βR _E | $\beta \left(\frac{V_t}{ C_{\Omega}} + R_{E} \right) \qquad \infty$ | 9 - 1 | $\frac{V_t}{I_{CQ}}$ $\frac{V_{EB}}{2I_{DQ}}$ |
| CE/CS BJT MOS | Pin Free Pour Pour Pour Pour Pour Pour Pour Pour | - gmRC -\frac{IcaRc}{V_t} | | ľπ | | R _C | |
| | A > | | Ċ | <u> </u> | ج و خ | 5 | |

Propagation Delay in Logic Circuits with OD and Asymetry



Dc and small-signal equivalent elements

