



Problem 1.)

$$Y = \overline{ABC + D}$$

Example of compound gate using 8 Transistors




Example using static CMOS gates using 12 Transistors



Problem 2.)

$$Y = \overline{A} \overline{B} + AB = \overline{A + B} + \overline{\overline{A} + \overline{B}}$$




Problem 3.)

For minimum sized CMOS NAND gate, $R_{SWN} = 4k\Omega$


$$t_{HL} = R_{SWN} * C_L = 4k\Omega * 60fF = 240 \text{ ps}$$

Problem 4.)




Problem 5.)


The second inverter is combined with the transmission gate, rather than two separate components.



Problem 6.)



Reorder the metal1 connections to the pactive as shown below
Remove the metal1 between the A and B inputs over the nactive
Connect Y to the end of the nactive
Remove the contact over the poly and the nactive



Problem 10.)


2to1Mux

`/home/alphonse/ee330/verilog/Mux2to1.v (/Mux2to1`

```
Ln#
1  `timescale 1ns/1ps
2  module Mux2to1(In1, In2, sel, out);
3      input [3:0] In1, In2;
4      input sel;
5      output [3:0] out;
6      wire [3:0] out;
7
8      assign out = sel ? In1 : In2;
9  endmodule
```

`/home/alphonse/ee330/verilog/Mux2to1_tb.v (/Mux2to1_tb) - Default`

```
Ln#
1  `timescale 1ns/1ps
2  module Mux2to1_tb();
3      reg[3:0] A, B;
4      reg sel;
5      wire [3:0] out;
6
7      Mux2to1 mux1(.In1(A), .In2(B), .sel(sel), .out(out));
8
9      initial begin
10         A = 4'b1111;
11         B = 4'b0110;
12         sel = 0;
13     end
14
15     always
16         #20 sel <= ~sel;
17 endmodule
```



4to1Mux

```

/home/alphonse/ee330/verilog/Mux4to1.v (/Mux4to1_tb/gate1) - Default
Ln#
1
2 `timescale 1ns/1ps
3 module Mux4to1(In1, In2, In3, In4, sel, out);
4     input [3:0] In1, In2, In3, In4;
5     input [1:0] sel;
6     output [3:0] out;
7     wire [3:0] out, mux1, mux2;
8
9     Mux2to1 gate1(.In1(In1), .In2(In2), .sel(sel[0]), .out(mux1));
10    Mux2to1 gate2(.In1(In3), .In2(In4), .sel(sel[0]), .out(mux2));
11    Mux2to1 gate3(.In1(mux1), .In2(mux2), .sel(sel[1]), .out(out));
12 endmodule

```

```

/home/alphonse/ee330/verilog/Mux4to1_tb.v (/Mux4to1_tb) - Default
Ln#
1 `timescale 1ns/1ps
2 module Mux4to1_tb();
3     reg[3:0] A, B, C, D;
4     reg [1:0] sel;
5     wire [3:0] out;
6
7     Mux4to1 gate1(.In1(A), .In2(B), .In3(C), .In4(D), .sel(sel), .out(out));
8
9     initial begin
10         A = 4'b1111;
11         B = 4'b0110;
12         C = 4'b1001;
13         D = 4'b0000;
14         sel = 2'b00;
15     end
16
17     always
18         #20 sel <= sel+1;
19 endmodule

```

Wave - Default						
		Msgs				
<div> <div>+</div> <div>+</div> <div>+</div> <div>+</div> <div>+</div> <div>+</div> </div>	/Mux4to1_tb/A	1111	1111			
	/Mux4to1_tb/B	0110	0110			
	/Mux4to1_tb/C	1001	1001			
	/Mux4to1_tb/D	0000	0000			
	/Mux4to1_tb/sel	00	00	01	10	11
	/Mux4to1_tb/out	0000	0000	1001	0110	1111