Homework 2 Fall 2017 TA: Joseph Aymond


Problem 1:

In figure 1.4 we can find the count of transistors in the processor increases by about ~10 times per seven years. In 2002 the count was about 0.1 Billion, so we can predict the count in 2020 to be about

$$0.1 \text{ billion} * 10^{(18/7)} = 37.28 \text{ billion}.$$

Problem 2:

The transistor level schematic for a CMOS 3-input NOR gate can be made like this (other ways are possible)



X1, X2, and X3 are inputs

Y is the output

$$Y = \overline{X1 + X2 + X3}$$

Problem 3:

Area of die =
$$A_{dir} = (3.5mm)^2 = 12.25 \ mm^2 = 0.1225 cm^2$$

Area of wafer =
$$A_{wafer} = \left(\frac{300}{2}\right)^2 * \pi = 70685 mm^2 = 706.85 \ cm^2$$

Hard yield of die
$$Y_H = e^{-Adie*d} = e^{-.1225*1.4} = e^{-0.157} = 0.854$$

The total yield
$$Y = Y_H * Y_S = 0.854 * 1 = 0.854$$

The cost per good die
$$C_{good} = \frac{C_{wafer}}{A_{wafer}/A_{die}} * \frac{1}{Y} = \frac{\$3200}{\frac{70685}{12.25}} * \frac{1}{0.854} = \$0.649$$

Problem 4:

$$Y = \frac{x - u}{g} = \frac{3mv - 0mv}{1.5 \, mv} = \frac{3}{1.5} = 2$$

$$P_{Soft_Amp} = \int_{2}^{2} f(x)dx = 2F_{N}(2) - 1 = 0.9545$$

Two Op Amps per chip
$$P_{Soft_chip} = 0.9545^2 = 0.911$$

Problem 5:

Since the input offset voltage follow Gaussian distribution we have the soft yield θ :

$$Y_s = P_{soft} = 2F_N(y) - 1 = 0.98 \Rightarrow F_N(y) = 0.990$$

$$\therefore y = 2.33 = \frac{x - u}{g} = \frac{1mv - 0}{\left(\frac{A_{VTO}}{\sqrt{A}}\right)} = > A = \frac{2172 \ \mu m^2}{}$$

Problem 6:

The area of a die in new process =
$$A_{die} = \left(\frac{7}{65}\right)^2 * 0.5cm^2 = 5.7988 * 10^{-3} cm^2$$


The hard yield =
$$Y_H = e^{-A_{die}*d} = e^{-0.00725} = 0.9928$$

The yield
$$Y = Y_H * Y_S = 0.9928$$

$$C_{good} = \frac{C_{wafer}}{\left(A_{wafer}/A_{die}\right)} * \frac{1}{Y} = \frac{\$8000}{\frac{1590.4}{0.005799}} * \frac{1}{0.9928} = \$0.0294$$

Problem 7:

This switch level model assumes A=1 and $\bar{C}=1$.



Problem 8:

When both inputs are 0V the output is VDD = $\frac{3V}{V}$ When one input is 0V and the other is 3V the output is VDD = $\frac{0V}{V}$ When both inputs are 3V the output is VSS = $\frac{0V}{V}$

Problem 9:

- a- The master is addressing a slave and requesting data. Data is transferred to the master.
- b- The master is sending data to slave and receiving acknowledgement again just like part a.
- c- Open drain refers to the exposed drain of a transistor typically used as the output.
- d- Logic contention refers to data being driven at any time from several devices. I2C follows a protocol so that the contention doesn't appear.
- e- Due to the I2C open drain protocols the bus remains on a low threshold voltage. Devices can drive past the threshold so that the different logic levels are apparent

Problem 10:

Here is one solution to this problem

```
Ln#
1
 2
        timescale 1ns/1ps
      module OR2 (i_A, i_B, o_F);
 3
 4
        input i A, i B;
5
        output o F;
 6
        wire A nor B;
 7
 8
        NOR2 nor0(.i_A(i_A), .i_B(i_B), .o_F(A_nor_B));
 9
        NOR2 nor1(.i_A(A_nor_B), .i_B(A_nor_B), .o_F(o_F));
10
11
      endmodule
12
13
```

```
Ln#
   1
          timescale lns/lps
module AND2 (i_A, i_B, o_F);
   2
   3
   4
             input i_A, i_B;
   5
             output o_F;
   6
             wire A not, B not;
   7
            NOR2 nor0(.i_A(i_A), .i_B(i_A), .o_F(A_not));
NOR2 nor1(.i_A(i_B), .i_B(i_B), .o_F(B_not));
NOR2 nor2(.i_A(A_not), .i_B(B_not), .o_F(o_F));
   8
   9
 10
 11
 12
          endmodule
 Ln#
  1
         module Function Spring2018 (iA, iB, oF);
 2
            input iA, iB;
            output oF;
 4
5
6
7
            wire nA, nB;
           wire nA B, A nB;
           NOR2 nor0(.i_A(iA), .i_B(iA), .o_F(nA));
 8
           NOR2 nor1(.i_A(iB), .i_B(iB), .o_F(nB));
           AND2 and0(.i_A(nA), .i_B(iB), .o_F(nA_B));
AND2 and1(.i_A(iA), .i_B(nB), .o_F(A_nB));
OR2 or0(.i_A(nA_B), .i_B(A_nB), .o_F(oF));
 9
10
11
12
13
         endmodule
14
timescale 1ns/1ps
module Function Spring2018 tb();
   reg r_A, r_B;
   wire w F;
   initial
   begin
      r_A = 1'b0;
      r^{B} = 1'b0;
   end
   always
      #10 r_A=~r_A;
   always
     #20 r B=~r B;
   Function_Spring2018 U(.iA(r_A),.iB(r_B),.oF(w_F));
```

endmodule

```
/Function_Spring2018_tb/r_A
                                  0
/Function_Spring2018_tb/r_B
/Function_Spring2018_tb/w_F
```