# **Final Project Report Group 15-EEE 5764**

Md. Habibur Rahman, UFID: 33268516,

Himanandhan Reddy Kottur, UFID: 40931757,

Sona Maria Jose, UFID: 72280930,

Shamit Gajanan Savant, UFID: 96800755

***Introduction:***

This paper details the simulation of multi-type CPU processors using the advanced capabilities of the Gem5 simulator. Gem5 is renowned for its modular and highly configurable nature, allowing for deep emulation of complex processor architectures. The study focuses on simulating a variety of multi-core configurations to analyze performance metrics under different scenarios. Key aspects of the research include the implementation of both functional and detailed cycle-accurate models to emulate real-world processor behavior accurately. The functional models provide a high-level overview of system performance, while the cycle-accurate models offer granular insights into the timing and operational efficiency of multi-core setups.

Our experiments cover a spectrum of parameters, including cpu type, cache hierarchies, and interconnect networks, to assess their impact on system throughput and latency. By leveraging Gem5's extensibility, we integrate custom benchmarking suites e.g. Ligra benchmark to simulate diverse workloads and stress test the multi-core processors under realistic conditions. The results highlight the effectiveness of multi-core architectures in enhancing computational performance, pinching light on potential bottlenecks and areas for optimization.

***Project Outline:***

* Multi-type CPU RISCV simulation using Gem5
  + Although the RISC-V ecosystem includes functional-level, register-transfer-level, and FPGA simulation platforms, it currently lacks cycle-level simulation platforms crucial for early design-space exploration.
  + Gem5 is a widely-used cycle-level simulation platform known for its flexibility, speed, and accuracy.
  + This presentation showcases our recent advancements in simulating multi-type-CPU RISC-V systems within Gem5.
  + We evaluate the performance of the Gem5/RISC-V simulator and explore a design-space-exploration case study utilizing Gem5.
* Performance analysis of gem5/RISCV simulator and discuss design-space exploration and case study using Gem5

***Changes from the original proposal:*** In the main proposal (inspired by the Cornell University paper), on the way of doing multi-threaded simulation, they suggested modifying the source code of gem5. We are focusing only on the application side of gem5. In our original proposal, we proposed that we would perform a multi-core simulation of the existing benchmarks, but we rather focused on performance analysis of different CPU types. Many extra benchmarks were suggested at the end of the paper, but we mainly focused on the Ligra benchmarks.

***Ligra benchmark:***

The Ligra benchmark is a crucial component in evaluating the performance of multi-core/multi-CPU type processors using the Gem5 simulator. Ligra, a lightweight graph processing framework, is specifically designed for shared memory systems and is used as a test binary in various simulations2. When integrated with Gem5, Ligra is modified to work with different system configurations, including RISC-V architectures. This allows researchers to analyze cache behavior, scalability, and overall system performance under diverse workload1. This comprehensive approach helps in identifying potential bottlenecks and optimizing multi-core/multi-type CPU processor designs for enhanced efficiency and performance.

***Types of available simulation styles and approaches :***

Functional Level Simulation

**Pros:**

* High-speed simulation**:** Functional-level simulations prioritize speed, allowing quick evaluations of system behavior.
* Verify application functionality**:** They are excellent for ensuring that applications compile and function as expected, identifying basic bugs and compatibility issues.

**Cons:**

* Lack of micro-architectural details**:** These simulations do not capture the intricacies of the processor’s internal architecture, limiting the depth of performance insights.
* No timing accuracy**:** They do not provide accurate timing information, making them unsuitable for detailed performance analysis or optimization tasks.

***Gem5: is this a solution?***

Characteristics of Gem5

Gem5 is a versatile, open-source simulator for computer system architecture research. It supports various instruction set architectures (ISAs), including RISC-V, ARM, and x86. With its detailed simulation capabilities, Gem5 allows users to analyze hardware performance at multiple levels, from single instructions to entire system interactions.

***Initial RISC-V Port in Gem5***

RV64GC: The initial RISC-V port supports the 64-bit general-purpose RV64GC ISA.


Single-Core Simulation System: It began with single-core simulations.

***Contributions to the RISC-V Port***

Multi-core/ cpu type System Simulation in SE Mode: Enhanced SE mode to support multi-core simulations, enabling concurrent core performance analysis.

***RISC-V Toolchain and its implications on Gem5***

The **RISC-V toolchain** is an essential suite of software tools designed to support the development and execution of applications on RISC-V architectures. It includes cross-compilers, assemblers, linkers, and libraries that enable developers to build, debug, and optimize code specifically for RISC-V systems. Developers can compile RISC-V applications with the toolchain and simulate their performance in Gem5, enabling thorough analysis and optimization of both hardware and software. This synergy significantly enhances the ability to test new RISC-V architectures and improve system performance.

***Step-by-step procedure of our methodology***


**HW-SW Threading:** In Gem5, each CPU features multiple hardware (HW) threads. When an application is executed, each software (SW) thread is allocated to a specific HW thread. These HW threads are tasked with maintaining the state of their assigned SW threads, which includes the program counter (PC), register values, and the activity status of the SW thread. The mechanisms for creating, synchronizing, and terminating threads depend on three key system calls: clone, futex, and exit. Thus, to run multi-threaded applications in System Emulation (SE) mode, it is crucial to support these system calls.

***Validation models:***

Instead of using C/C++ benchmarks to validate a model in Gem5, we opted for comprehensive, carefully designed assembly and low-level C unit tests. These tests, written in assembly language, focus on individual instructions or system calls, avoiding the added complexities of C/C++ libraries and compilers. We utilized low-level C unit tests to uncover missing functionalities in real-world libraries, such as the GNU thread library.

**Code Snippet:**



**Simulation Results:**

The result shows that gem5’s performance scales well with the number of simulated CPU cores. When simulating more CPU cores, gem5 does slow down a little bit since it simulates more thread communication events between cores.

**Sample stat file:**






Figure: Sample stat file for deriveO3CPU

***Exploration of different CPU designs and their performance analysis:***

At1.txt refers to AtomicCPU, AtomeS1.txt refers to AtomicSimpleCPU and Deriv1.txt refers to DerivO31CPU

In this study, we analyzed the performance of the Breadth-First Search (BFS) algorithm from the Ligra framework on various CPU architectures under the RISCV64 platform using the gem5 simulator. The BFS program was compiled under Ligra/apps and tested with the dataset rMatGraph\_J\_5, ensuring consistency across all simulations. The CPU models evaluated were AtomicSimpleCPU (AtomS1), DerivO3CPU (Deriv1), NonCachingSimpleCPU, O3CPU (O3p1), and RiscvMinorCPU. Due to gem5 constraints, the simulations were conducted using a single core. To ensure statistical robustness, each CPU type was simulated 100 times, and the results were averaged. The accompanying bash script automated this process, generating comprehensive performance metrics stored in stats.txt files for each configuration.

The comparison focused on key performance metrics such as Simulated Time, Simulated Ticks, Host Time, Host Tick Rate, Host Instruction Rate, Cycles Per Instruction (CPI), Instructions Per Cycle (IPC), Number of CPU Cycles, and Number of Instructions. A summary of the results revealed significant architectural differences. For instance, AtomS1 achieved a Host Instruction Rate of 1,464,612 instructions per second and an IPC of 0.830, while Deriv1 and O3p1 demonstrated higher efficiencies with identical IPCs of 1.487 and Host Instruction Rates of 253,238 and 265,901, respectively. Additionally, Simulated Time was consistent at 0.001093 seconds for Deriv1 and O3p1, outperforming AtomS1’s 0.001958 seconds. These results reflect the performance trade-offs among CPU types, with AtomS1 prioritizing simplicity over efficiency, while Deriv1 and O3p1 showcased advanced pipeline optimizations for improved execution rates.

This study highlights the distinct performance characteristics of RISCV64 CPU architectures for BFS workloads, offering insights into their computational efficiency and suitability for graph processing.