AKINOLA SHARU. EEGH2017 1029 Sect 160 A EEE 301 Quiz 8

PDK enables the EDA teals to convert the IPs into real vessell?

There is where all the information needed to actually make something concrete realizable. The PDK affects the the rest of the design. PDK is so fundamental in designing process.

3) MPW shuttle is an efficient fully secured way for customers to get the functional validation and process compatibility of IP blacks.

3) From Moove's prediction, advancement in digital electronics serve as the driving force to gradual changes between the achievable translator density and the actual translator density that EDA tooling to able to provide.

*A utoML to a Google cloud AI tool that lets you train a custom model on your own data. It allows training a model that detects bated components on a concert board. By using AutoML, you can either allow boogle to host the model for you in the cloud and arese it through a standard REST API or client library or export the model to Tensortlow for offline resuge.

Hardware Engineer Software Engineer

Creative Analytic Abenking

Attention to detail Information ordering

Trouble shooting Technology design

The Tensor Processing Unit (TPW) is an equivalent of tensorflow and an Al accelerator application specific integrated arount (ASIC) developed by Grogle for machine learning it a a chip specifically designed for Grogle's Tensorflow framework.

8) The components for PDK and silicon IP are! silicen photonics, Inppolymer, LINGOs, glass, pol converter, phase modulator, waveguide, ampirhier A standard cell library is a collection of low-level electronic logic functions such as AND, OR, NOT, flipflops, latches and butters. It is a group of transister that interconnects Anichire that provides a burlean light function. Examples of cells in a standard cell library are: combinational logic cells (NAND, NOR etc), Sequential cells, clock cells. 1) NDA hampered free access to paks in that non discoloring, confidented by, and agreements are used to bridge the gap with a third party because data has always been important in the commercial world. Access to thee golks is hundered because no information will be sent to anyone except as permitted by the NDA. Design Rule Checking (DRC) specifies as to whether a specific design meets the constraints imposed by the process technology to be used for its manufacturing. It a an essential part of physical design flow and enuises the dargn meets manufacturing requirements and will not result in a chip failure. Examples are inetal to motal spacing, minimum motal width, pay donsity, metal fill donsity at DRC to a computational intense task our on each subsection of the ASIC to minimize the number of emous that are detected at the top level. Full disp DRC's may non in much shorter times as quick as one hour depending on the clip complexity and size. Layout Versus Semantic (LYS) compaires the extracted notlist from the lapart to the original schematic nettret to determine if they modeling LVS determines inhether a posticular integrated event layout conseponds to the original schematic or arount diagram of the denign. LYS mustures: extraction, reduction and comparison. Errors encountered during LVS ordude: shorts, opens, missing components, components

Parasitic Extraction (PEX) in electronic design authoristion (EDA) to the colculation of parastic effects in both the designed devices and the required wring interconnects of an electronic circuit;

ma match, para meter musmatch.

Parasitic apactances, parasitic residances, paranter inductances Magor effects of who reconnect parasthes melede signal delay, signal noise, IR drop. 13) The OpenROAD project was launched in June 2018 within the DAKPA IDEA program. OpenBOAD aims to bring down the harriers of cost, expertise and unpredictability that currently block designors access to hardware implementation in advanced technologies spenktad flow supports TSM CG5LP and GF14. The paks and platform specific files for those Kits cannot be provided due to MOA restrictions. OpenROAD as an integrated clip phyrical danger tool that takes a disign from synthesized verilog to muted layout. The Preps used to build a chip using OpenROAD one: & Defining the chip size and cell nows à Placement of the pins > Placement of macro cells m) Insertion of substrate tap calls Insertion of power distribution network m) Maco placement of macro cells in) Global placement of standard cells Repair of max slear max capacettance and max famout & long wines 3) clock tree synthesis as Insertion of fill cells en) (Hobal routing un) Dotailed nouting OpenROAD uses the Open SB database and Open STA for Statue turning analysis. Openhand a run using Tel scripts. Phy are placed on the boundary of the die on the track good to minimize not joine lengths. Fin placements also cheate a metal

Nodes 0.35 Mm
o·teum
0-13 Nm, 55nm, 45nm, 40nm, 28nm, 22nm, 12mm
0.25Mm, 0.13Mm
0.74m, 0.54m, 0.354m, 0.184m,
0.16 Mm, 0.13 Mm, 65nm, 55nm, 28nm
0-184m, 0-134m, 90nm, 65nm, 40nm, 28nm, 16nm
0.184m, 0.134m, 0.114m, 65nm, 40nm, 28nm
0-35ym, 0-18ym, 0-13Nm,

5		
Free	Stanfordpice	Discounted
Foundries	Eur/mm2	Burlimm2
	640	580
ams oscul amos cseppto am/orby Io	800	700
CHIES CASOPTO HA/DESV IO	880	800
Global E Size - Brombs 335 Dems/cmbs - RF	880	800
Global Foundaires Sign SXP	4000	4,000
Global Foundines 130 nm BCD1tte Global Foundines 130 nm LP	1,500	1,400
Grobale Isonn LP	1,500	1,400
Grand Roundines 55 nm LRE-RF/LR-NVM	4000	3880
	7,350	7,000
THE PARTY OF THE P	5000	4,700
2 1000000 Seminary	10,200	9,700
mad roundings of my chan	14,00	13000
to the sound of the sound total	26,000	25,000
SUBSTITUTE CONTRACTOR OF STATE	2,590	2,125
and and and any and the second state of the second state of the second s	3,500	3,230
- TELC BY PAICE /Another Attender 250/30/6Ht	5,000	6,800
XT25 Ptc (Photonics Go Photo-dinte)	3,800	3,230
THE SG135 SiGEC Bippilar/Analog Ft/Finax = 255/500/Hz	6,800	5,355
THE DELISE SIEC CHIOS INCIMEN	4,500	3,825
1944 SC-1342 STREE BIPPLAY/Analog Filfmax = 300/4450H	7,300	6,205
THE SCHREEZEW FEOL PRICES SEN SEA CU BEEL	7,000	5,950
THP SCHIBBON FEOL PROCESS SGIBS ON BEDL	6,100	5,185
THE BECK SONS (MIX MOTAL LORES) + LBE OF TSY	1,000	850
Gramping Caucalable for cell 14P)	6,500	6,500
Localised heckside etching	5,600	H,250
TSV to ground	7,500	7,500
Cu Pillur	18,500	16,500
CN SON 0-74 CO7M-D 2M/1P	390	230
ON SOM & TH COTH - A EMIPPRATIENT	350	315
ON SOM 0-74 COTM-12T LOOV-2M	525	485 525
ON SON O'TH COMM-DIT LOGY-3M CON SON O'SH CIMES EEPROM CSFELSN-200M	560 1,150	1,100
THE PARTY OF THE P	100	670
war i 3M (material) + curules colle	005 20	65D
MENT OF STATE COSTAL STATE (STATE OF STATE OF ST	SSD SSD	750
EN SEM 0-350 CO35 -151 BOU BOY HA	925	8%
	1650	915
CN 101 (035 -13750U 50V 50M	800	
AN SENT O STAM COST - ISTERN SEV TAN	125	115
Some (1.257) ress and and they are forther	1750 110 770	720
500 FOR - 18725U S 31-31		750
ON SOM (OPTH COST - 13725U 73/25V SM (OPTH		

ST SS OM BICMOSOSS	9000	1,500
ST 65 nm BICMOSOSS	5,500	1,200
ST 1300 CMDSDES	4,500	1,200
ST 12 SINKI	2,600	(,000
ST ISO HASDI-FEM	2,200	700
ST ISONM HCMOSPGP	2,500	700
HCM 059A	2,500	700
	2,500	1,000
THE LIEU BCD856	2500	1,000
		12,740
UMC LIBO EFLAFH LOTIC GILL UMC LIZO LAFA LOTIC GILL	13,400	16,160
ume LIBO Legic/Mused-Model/RF	22,300	21,300
Umc 40H Logic/Mused-Model/RF-LL/SP	24,600	23,380
WITH LOGIC/MURCH-Model/RF-LL/SP	35,350	33,600
	68,450	65,040
X-FAB XHOLE O-184 HV SOL CIVES (METS,4, MID, THK)	1605	1,525
THE LANGUAGE WATER AND THE PARTY OF THE PART	1,635	4555
A SOLL WILLY OF CO (MEIS, METC, METC METINIA)	1,375	1,310
THE XPORTOTION NUM CHIOS (MET S, METH, METHIC) METHIC)	1,415	1,345
X-FAB XHO35 0-354 HY CMES (MET4)	1035	985
X-FAB XROLS O BH RF SOI CMOS (METRB, METBR)	18.30	1845
X-FAB XROIS 0-1841 RF501 CMOS (METTHKI, METRO, METRO)	2,280	2,165
XMBIO MEMS	10,900	9,800
TSMC 0-18 MS RF (min area = 3mm2)	2900	2,510
TSMC 0.18 BCD Gen 11 (min carea = 4mm²)	4,370	3,770
TSMC ESLP MS RF (min carea = lmmº)	3,720	3,120
TEME HOLP MS RF (min area = 3mm²)	15,395	14,626
75mc 28 HPC RF (min area = lmm2)	9,010	7,240
TSMC 28 HPC + RF (min thea = lmm²)	9,010	7,240

Open Source A company efabless crowled Ravanna (1055 RTL, FOIS TOOK) wing X-FAB I some pox davies proval that you could compile those touter Fossi translation in partner with styrecter technology released an open scarce PBK for 180mm process node (APACHE 2-0) qualable or gettlets with no nettrections from NOA. If you would python, you will be famulater with sphing which we working on to be comported with the pok. There air multiple rouses for libraries. Library Name MILE sky 130_fd_schol High density sky 130_fd_se_hall + Low leakings ory 120-fd_schil high voltage sky 130-fd_sc- hs then speed sty 130 - fd-5c- ms Medium speed sky130_fel_sc_ls Low good Low power ... sky 130-fd_sc-lp Specialized build Spaces 3RAM but cells + DRC exceptions STAIDS Flash but alls + DRC exceptions RERAM "Will need a compiler to tern with macins. Open RAM has been used for the SRAM (RIL DOSIGN) ASIC EBA DOK An Open Source PDK How To Use Bigital Rengn the open read project, and is run by Androw B-khang and his team. They have a fully open source digital flow ranging from GDS to purantic abitraction. The openhaced project wants no human to be

to be involved in the process to take a design from RTL to GOS with no emiss Their current facus is on Global foundmes of 12nm nook etabless in conjuction with the American University in Caino have been able to create OpenLane, an openRoad customized to work with the shywater pok. How To Use Analog Deagn! this or considered as a litt of Mackard The Blue Creetah company have been funded with required printities and protaging porting lutel's AIB, only that it requires some closed source

components. OpenRAM works with closed total and without closed tools and so designed with precompiled macross Most Guthaus is the founder of


Open RAM

Designing Arandard cell librariles

Oklahama State University premounty designed; Mosis, SRC, Dod, Menter graphies, Synopsys and cordence design systems, from orsym to 14nm. sky 130 one se emently has multiple drive Amength of X16, LEF views, Rell characterization and automated make file flow extraction

DRC/LYS Checks A tool called Magic & the only prece of open source software released in 1980 nothally but latest release in 2020; it does comprehensive DRC checking for sky weater 130 nm. etassess diveloped strive of IK memory. The first of it was done with SRAM using the open ROAD and open source PDK. It is one of the fully open source ASIC.

edentous	Stive Tes		Memory 1	memony
1C	CPU	Plandard Cells	(uniter)	Legie RAM (OFF)
strive	Proc RV32	fa_se_hal	1	OpenRAM
Phrise 2 8 horse 3	ProRY32	osu-sc	-	Legio RAM (DFF) OpenRAM
Jone 4	Pico RY32 Pico RY32	fd_se_hd	8	Open RAM
Arrive 5	Pro RV 32	fol_se_hd	1	OpenRAM



An inverter with p-channel current source has the same current below. The month the p and n channel device at the Same below. The moster has different p-channel sizing but the same transartor data MMOS DOCTO Yn Cox = BONAN Vw 1 6/1-5 Vm = 0.5 PMOS Douton 14 Cox = 2511A/V 4p= -0.5V I What a the value of the VB such that - log= lon=10000 A at Vine Vm? - lop = Mp sy Core (VGO- VM + Ypp)2 YM = YB $+100 \text{ MA} = \frac{24}{2 \times 15} \times 25 \text{ M} (3 - \text{NB} - 0.5)^2$ +0-5= (25-16) +0.5 = 6-25-5 VB+VB -NB+2.5 = JOIS -YB+25= 0.71 No = 1.794 Calculate the voltage gain at Vin = Vm Gail Av = - 9mn (ren llrop) reallrep = (Ant Ap) lon 9mm = 12(1/2) un Cox lon = 12(f5).504×1004 = 0-04/2 Fon llop = (Orl + Orl) KLOOM = 75KA Av = - 0,044 (75km) = -3

Question 2 You are given a comos inverter with a step input voltage from 0 to Voo at t=0, renetting in an output voltege Your rot shown below. The load apparolance C1= 0/1pF accounts for all load capacitance components AVOUT = 1 V & Green Non=1-5V and that the devices are nzed such that You = \frac{1}{2}, calculate tothe. tpHL = CL (VOB-VM) = CL (VOB-VM)

AYOUT CL= 016F, Nos= 15V, Nm = 15 = 0.75V, AVOUT = 1 Ns 1. tpt1 = 0.1X1012 (1.5-0.75) V = 7.5X105 = 7545 2) Calculate the current Ion at OLTL tothe At OXXX tops, we assume that the MOSPET remains saturated In= 1 Kn (VM-VIn) In = 1 kn (0.75-1)2 = 1 Kn (0.0625) = (0.0313 Kn)A Green Vm = 0.5V and My Core = 50MA And W of the NMOS tous 75 ys tout = ((YOD - YOU) = (YOD - YOU) = Why show (YOD - YTM) = 7545 = 0.1pF (1.5) What x 504412 (1.5-0.5)2 75 ys = 1.5 x 10 13

Question 3 Consider the CMOS inverter below. Take channel modulation into consideration VIN 1 12/15

VOUT

VOUT

1 CL=0+5pF

1 CL=0+5pF

1 PMOS

-0+5V

0+5V

110cm²/vs

0+1V 15nm 15nm Dimensions of M and L are in ism a) Calculate Im, the vertage midpoint In = Von + J Kn (Voo + Vrp) Kp= Me M, Con = (12) 110×10-4× (B.9×8-85×10-4) Kp=8 (110×10-4) (2-3×10-5) 15×10-9m K= 2021/Alv Kn = Wh sh Con = 6 x 220×10 (39×8-15×10-14) = 4 x 220x10 + (2-301x10) Kn = 2024 Aly2 $V_{M} = 0.5 + \sqrt{\frac{200}{202}} \left(3 + 0.5\right) = 0.5 + 1 \left(3.5\right)$ $1 + \sqrt{\frac{200}{202}}$ Vm= = 2 /5/45

6) Calculate Av, the voltage gain at Mu=VM Av = -9mm (m 1/2) Inn = Ho An Cax (Vm - Vm) = 6 x 220×10-4 (2-301×10-5) (2-0-5) 9mn = \$60×10-65 Ponllip= (h+xe) Ion lon = May My (con (Vm - 4)2 $= \frac{6}{2(15)} \times 220 \times 10^{4} (2-301 \times 10^{-7}) (2-05)^{2}$ = 2-3 XLO 6 A Conllep = (01 + 01) (2-3×1006) = 3.3Mr Av= - 3-04x10 x 3-3Mn=-9-9 2) Calculate None, NMH Mar = Van - Y00- Van = 3-2 = 1.00 Non - Vm (1+ TAVI) = 3-2(1+ 99) = 3-2-2 = 0.8 $t_{\text{RHL}} = \frac{0.5 \times 10^{-12} \times 3}{\left(\frac{6}{15}\right) (220 \times 10^{-9}) (2-301 \times 10^{-5}) (3-0.5)^2} = \frac{296 \text{ ms}}{119 \text{ ms}} 119 \text{ ms}$ tput= (1/00) = 0-5×10-12 x3 = 119ns = 119ns = 119ns