

AKINOLA SHAFIU

EEG/2017/029

Section A EEE301

Quiz 8

- 1) PDK enables the EDA tools to convert the IPs into real result. This is where all the information needed to actually make something concrete realizable. The PDK affects the the rest of the design. PDK is so fundamental in designing process
- 2) MPW shuttle is an efficient fully secured way for customers to get the functional validation and process compatibility of IP blocks.
- 3) From Moore's prediction, advancement in digital electronics serve as the driving force to gradual changes between the achievable transistor density and the actual transistor density that EDA tooling is able to provide.
- 4) AutoML is a Google cloud AI tool that lets you train a custom model on your own data. It allows training a model that detect busted components on a circuit board. By using AutoML, you can either allow Google to host the model for you in the cloud and access it through a standard REST API or client library or export the model to Tensorflow for offline usage.
- | <u>Hardware Engineer</u> | <u>Software Engineer</u> |
|--------------------------|--------------------------|
| Creative | Analytic thinking |
| Attention to detail | Information ordering |
| Trouble shooting | Technology design |
- 5) The Tensor Processing Unit (TPU) is an equivalent of tensorflow and an AI accelerator application specific integrated circuit (ASIC) developed by Google for machine learning. It is a chip specifically designed for Google's Tensorflow framework.

- 8) The components for PDK and silicon IP are: silicon photonics, InP, polymer, LiNbO₃, glass, pol converter, phase modulator, waveguide, amplifier.
- 9) A standard cell library is a collection of low-level electronic logic functions such as AND, OR, NOT, flipflops, latches and buffers. It is a group of transistors that interconnects structure that provides a boolean logic function. Examples of cells in a standard cell library are: combinational logic cells (NAND, NOR etc), sequential cells, clock cells.
- 10) NDA hampered free access to pdk's in that non disclosure, confidentiality, and agreements are used to bridge the gap with a third party because data has always been important in the commercial world. Access to free pdk's is hindered because no information will be sent to anyone except as permitted by the NDA.
- 11) Design Rule Checking (DRC) specifies as to whether a specific design meets the constraints imposed by the process technology to be used for its manufacturing. It is an essential part of physical design flow and ensures the design meets manufacturing requirements and will not result in a chip failure. Examples are metal to metal spacing, minimum metal width, pitch density, metal fill density etc. DRC is a computational intense task run on each subsection of the ASIC to minimize the number of errors that are detected at the top level. Full chip DRC's may run in much shorter times as quick as one hour depending on the chip complexity and size.

Layout Versus Schematic (LVS) compares the extracted netlist from the layout to the original schematic netlist to determine if they match. LVS determines whether a particular integrated circuit layout corresponds to the original schematic or circuit diagram of the design. LVS involves: extraction, reduction and comparison. Errors encountered during LVS include: shorts, opens, missing components, components mismatch, parameter mismatch.

Parasitic Extraction (PEX) in electronic design automation (EDA) is the calculation of parasitic effects in both the designed devices and the required wiring interconnects of an electronic circuit.

Parasitic capacitances, parasitic resistances, parasitic inductances
Major effects of interconnect parasitics include signal delay, signal noise, IR drop.

12) The OpenROAD project was launched in June 2018 within the DARPA IDEA program. OpenROAD aims to bring down the barriers of cost, expertise and unpredictability that currently block designers access to hardware implementation in advanced technologies. OpenROAD flow supports TSMC 65LP and GF14. The pdk's and platform specific files for these Kits cannot be provided due to NDA restrictions.

OpenROAD is an integrated chip physical design tool that takes a design from synthesized Verilog to routed layout. The steps used to build a chip using OpenROAD are:

- i) Defining the chip size and cell rows
- ii) Placement of the pins
- iii) Placement of macro cells
- iv) Insertion of substrate tap cells
- v) Insertion of power distribution network
- vi) Macro placement of macro cells
- vii) Global placement of standard cells
- viii) Repair of max slew, max capacitance and max fanout & long wires
- ix) Clock tree synthesis
- x) Setup optimization
- xi) Insertion of fill cells
- xii) Global routing
- xiii) Detailed routing

OpenROAD uses the OpenDB database and OpenSTA for static timing analysis. OpenROAD is run using Tcl scripts. Pins are placed on the boundary of the die on the track grid to minimize net wire lengths. Pin placements also create a metal shape for each pin using min-area rules.

<u>Foundries</u>	<u>Nodes</u>
ams	0.35 μm
EMM	0.18 μm
Global Foundries	0.13 μm , 55nm, 45nm, 40nm, 28nm, 22nm, 12nm
IHP	0.25 μm , 0.13 μm
On Semiconductor	0.7 μm , 0.5 μm , 0.35 μm , 0.18 μm
STMicroelectronics	0.16 μm , 0.13 μm , 65nm, 55nm, 28nm
TSMC	0.18 μm , 0.13 μm , 90nm, 65nm, 40nm, 28nm, 16nm
UMC	0.18 μm , 0.13 μm , 0.11 μm , 65nm, 40nm, 28nm
X-FAB	0.35 μm , 0.18 μm , 0.13 μm

Foundries	Standard price Eur/mm ²	Discounted Eur/mm ²
CMOS 0.35μm CMOS C95B4C3 4M/2P/HK	640	580
CMOS 0.35μm CMOS C35OPTD 4M/2P/5V IO	800	700
CMOS 0.35μm HV CMOS H35B4D3 120V 4M	880	800
CMOS 0.35μm SiGe-BiCMOS S35B4M5/CMOS-RF	880	800
Global Foundries SiGe SXP	4,200	4,000
Global Foundries 130nm BCD/Ht	1,500	1,400
Global Foundries 130nm LP	1,500	1,400
Global Foundries 55nm LP-RF/LP-NVM	4,000	3,800
Global Foundries 45RFSOI	7,350	7,000
Global Foundries 40nm LP/LP-RF/RF _{mmwave}	5,000	4,700
Global Foundries 28nm SLPe	10,200	9,700
Global Foundries 22nm FDSOI	14,000	13,200
Global Foundries 12nm LPT	26,000	25,000
IHP SG-B25V 0.25μm SiGeC Bipolar/Analog Ft/fmax = 75/100GHz	2,500	2,125
IHP SG-25H3 0.25μm SiGeC Bipolar/Analog Ft/fmax = 110/160GHz	3,500	3,230
SG-25H5_EPIC Bipolar/Analog, Ft/fmax = 250/300GHz	5,000	6,800
IHP SG-25 PIC (Photonics, Ge Photo-diode)	3,800	3,230
IHP SG-135 SiGeC Bipolar/Analog Ft/fmax = 250/300GHz	6,300	5,355
IHP SG-13C SiGeC CMOS 7M/MIM	4,500	3,825
IHP SG-13G2 SiGeC Bipolar/Analog Ft/fmax = 300/190GHz	7,300	6,205
IHP SG-13G2Cu FEOL process SG-13G2 Cu BEOL	7,000	5,950
IHP SG-138Cu FEOL process SG-135 Cu BEOL	6,100	5,185
IHP BEOL SG-13(MI & Metal layers)+LBE or TSV	1,000	850
Bumping (available for all IHP)	6,500	6,500
Localised backside etching	5,000	4,250
TSV to ground	7,500	7,500
Cu Piller	18,500	18,500
ON Semi 0.7μm C07M-A 2M/IP	300	270
ON Semi 0.7μm C07M-A 2M/IP/Puff/HK	350	315
ON Semi 0.7μm C07M-12T 100V-2M	525	485
ON Semi 0.7μm C07M-12T 100V-3M	560	525
ON Semi 0.5μm CMOS EEPROM C5F8CSN-200mm	1,150	1,100
ON Semi 0.35μm C035U 4M (default) + analog options	720	670
ON Semi 0.35μm C035U 3M (optional) + analog options	700	650
ON Semi 0.35μm C035U 5M (optional) + analog options	800	750
ON Semi 0.35μm C035-13T80U 80V 3M	850	800
ON Semi 0.35μm C035-13T80U 80V 4M	925	875
ON Semi 0.35μm C035-13T80U 80V 5M	1050	915
ON Semi 0.35μm C035-13T50U 50V 3M	850	800
ON Semi 0.35μm C035-13T50U 50V 4M	925	875
ON Semi 0.35μm C035-13T50U 50V 5M	1050	915
ON Semi 0.35μm C035-13T25U 2.3/25V 3M (optional)	750	700
ON Semi 0.35μm C035-13T25U 3.3/25V 4M (default)	770	720
ON Semi 0.35μm C035-13T25U 2.3/25V 5M (optional)	800	750

ST 28nm CMOS 28FDSOI	9000	1,500
ST 95nm BiCMOS555	5,500	1,200
ST 65nm CMOS065	4,500	1,200
ST 130nm BiCMOS9MW	2,600	1,000
ST 130nm H9SD1-FEM	2,200	700
ST 130nm HCM089GP	2,500	700
ST 130nm HCM089A	2,500	700
ST 0.16µm BCD8sP	2,500	1,000
ST 0.16µm BCD8s-SDI	2,500	1,000
UMC L180 Logic GII, Mixed-Model/RF	13,400	12,740
UMC L180 E-FLASH Logic GII	17,000	16,160
UMC L130 Logic/Mixed-Model/RF	22,300	21,200
UMC L110AE Logic/Mixed-Model/RF	24,600	23,380
UMC L65nm Logic/Mixed-Model/RF-LL/SP	35,350	33,600
UMC 40nm Logic/Mixed-Model-LP	68,450	65,040
X-FAB XH018 0.18µm 0.18µm HV NVM CMOS E-FLASH (MET3,4,MID,THK)	1605	1,525
X-FAB XT018 0.18µm HV SDI CMOS (MET3,MET4, METMID, METTHK)	1,635	1,555
X-FAB XSD18 0.18µm OPTO (MET3,MET4, MET5, METMID)	1,875	1,310
X-FAB XP018 0.18µm NVM CMOS (MET 5, MET4, METMID, METTHK)	1,415	1,345
X-FAB XH035 0.35µm HV CMOS (MET4)	1035	985
X-FAB XR013 0.13µm RF SDI CMOS (METRB, METRQ)	1830	1,745
X-FAB XR013 0.13µm RF SDI CMOS (METTHK1, METRB, METRQ)	2,280	2,165
XMB10 MEMS	10,900	9,800
TSMC 0.18µm MS RF (min area = 3mm ²)	2900	2,510
TSMC 0.18µm BCD Gen II (min area = 4mm ²)	4,370	3,770
TSMC 65LP MS RF (min area = 1mm ²)	3,720	3,120
TSMC 40LP MS RF (min area = 3mm ²)	15,395	14,626
TSMC 28HPC RF (min area = 1mm ²)	9,010	7,240
TSMC 28HPC + RF (min area = 1mm ²)	9,010	7,240

Open Source

A company efabless created Ravenna (Foss RTL, Foss Tools) using X-FAB 180nm PDK. efabless proved that you could compile those tools. FOSS Foundation in partner with signavio technology released an open source PDK for 180nm process node (APACHE 2.0) available on github with no restrictions from NDA. If you using python, you will be familiar with sphinx which we working on to be compatible with the PDK. There are multiple sources for libraries.

Library Name

Type

sky130-fd-sc-hd	High density
sky130-fd-sc-hall	+ Low leakage
sky130-fd-sc-hvl	high voltage
sky130-fd-sc-hs	High speed
sky130-fd-sc-ms	Medium speed
sky130-fd-sc-ls	Low speed
sky130-fd-sc-lp	Low power

Specialized Build Spaces


SRAM bit cells + DRC exceptions

SENOS Flash bit cells + DRC exceptions

ReRAM

Will need a compiler to turn into maccros.

OpenRAM has been used for the SRAM



An Open Source PDK

How To Use Digital Design

theopenroadproject.org is run by Andrew B-Khorng and his team. They have a fully open source digital flow ranging from GDS to pericentric abstraction. The openroad project wants no human to be

to be involved in the process to take a design from RTL to GDS with no errors. Their current focus is on Global foundries of 12nm node. eFabless in conjunction with the American University in Cairo have been able to create OpenLane, an openRoad customized to work with the skywater PDK.

How To Use Analog Design?

This is considered as a bit of blackout. The Blue Cheetah company have been funded with required primitives and prototyping porting Intel's AIB, only that it requires some closed source components.

OpenRAM works with closed tools and without closed tools and is designed with precompiled macros. Matt Guthrie is the founder of OpenRAM.

Designing Standard cell libraries

Oklahoma State University previously designed: MOSIS, SRC, DoD, Mentor graphics, Synopsys and Cadence design systems, from 0.5um to 14nm. Sky 130 osu-sc currently has multiple drive strength of X16, LEF views, full characterization and automated makefile flow extraction.

DRC/LVS Checks



A tool called Magic is the only piece of open source software released in 1980 initially but latest release in 2020; it does comprehensive DRC checking for skywater 130nm. eFabless developed "strive" of 1K memory. The first of it was done with SRAM using the openROAD and open source PDK. It is one of the fully open source ASIC.

Strive Test Chips

IC	CPU	Standard cells	Memory size (kbytes)	Memory type
Strive	PicoRV32	fd_sc_hdl	1	Logic RAM (OFF)
Strive 2	PicoRV32	fd_sc_hdl	1	OpenRAM
Strive 3	PicoRV32	osu_sc	1	Logic RAM (OFF)
Strive 4	PicoRV32	osu_sc	1	OpenRAM
Strive 5	PicoRV32	fd_sc_hdl	8	OpenRAM
	PicoRV32	fd_sc_hdl	1	OpenRAM

Question 1

SECTION B



NMOS Data

$$\mu_n C_{ox} = 50 \mu A/V^2$$

$$V_{tn} = 0.5V$$

PMOS Data

$$\mu_p C_{ox} = 25 \mu A/V^2$$

$$V_{tp} = -0.5V$$

Solutions

a) Calculate W_p such that $-I_{op} = I_{on} = 100 \mu A$ at $V_{in} = V_M$

$$\frac{W_p}{L_p} = \frac{2W_n}{L_n}$$

$$W_p = \frac{2W_n L_p}{L_n} = \frac{2 \times 6 \times 1.5 \mu}{1.5} = \frac{18}{1.5} = 12 \mu m$$

b) Calculate the NMOS transconductance, g_{mn} at $V_{in} = V_M$

$$g_{mn} = \frac{W_n}{L_n} \mu_n C_{ox} (V_{gs} - V_{tn})$$

$$= \left(\frac{6}{1.5} \right) \times 50 \mu (1.5 - 0.5)$$

$$= 1200 \mu S$$


c) Calculate $(\lambda_n + \lambda_p)$

$$\lambda_n = \frac{0.1}{L_n} = \frac{0.1 \mu}{1.5 \mu} = 0.067 V^{-1}$$

$$\lambda_p = \frac{0.1}{L_p} = \frac{0.1}{1.5} = 0.067 V^{-1}$$

$$(\lambda_n + \lambda_p) = 0.067 + 0.067 = 0.13 V^{-1}$$

An inverter with p-channel current source has the same current $100 \mu A$ flowing through the p and n channel device at $V_{in} = V_M$ is shown below. This inverter has different p-channel sizing but the same transistor data



NMOS Data

$$\mu_n C_{ox} = 50 \mu A/V^2$$

$$V_{tn} = 0.5$$

PMOS Data

$$\mu_p C_{ox} = 25 \mu A/V^2$$

$$V_{tp} = -0.5V$$

1) What is the value of the V_B such that $-I_{op} = I_{on} = 100 \mu A$ at $V_{in} = V_M$?

$$-I_{op} = \frac{W_p}{2L_p} \mu_p C_{ox} (V_{DD} - V_M + V_{tp})^2$$

$$V_M = V_B$$

$$+100 \mu A = \frac{24}{2 \times 1.5} \times 25 \mu (3 - V_B - 0.5)^2$$

$$+0.5 = (2.5 - V_B)^2$$

$$+0.5 = 6.25 - 5V_B + V_B^2$$

$$-V_B^2 + 2.5 = \sqrt{0.5}$$

$$-V_B + 2.5 = 0.71$$

$$V_B = \underline{\underline{1.79V}}$$

2) Calculate the voltage gain at $V_{in} = V_M$

$$\text{Gain } A_v = -g_{mn} (r_{on} \parallel r_{op})$$

$$r_{on} \parallel r_{op} = \frac{1}{(\lambda_n + \lambda_p) I_{on}}$$

$$g_{mn} = \sqrt{2 \left(\frac{\mu_n}{L_n} \right) \mu_n C_{ox} I_{on}} = \sqrt{2 \left(\frac{6}{1.5} \right) \cdot 50 \mu \times 100 \mu} = 0.04 \mu$$




$$r_{on} \parallel r_{op} = \frac{1}{(\lambda_n + \lambda_p) I_{on}} = \frac{1}{\left(\frac{0.1}{L_n} + \frac{0.1}{L_p} \right) \times 100 \mu^2} = 75 k\Omega$$

$$A_v = -0.04 \mu (75 k\Omega)$$

$$= \underline{\underline{-3}}$$

Question 2

You are given a CMOS inverter with a step input voltage from 0 to V_{DD} at $t=0$, resulting in an output voltage V_{out} vs t shown below. The load capacitance $C_L = 0.1 \text{ pF}$ accounts for all load capacitance components.



a) Given $N_{DD} = 1.5 \text{ V}$ and that the devices are sized such that $V_{in} = \frac{V_{DD}}{2}$, calculate t_{PHL} .

$$t_{PHL} = \frac{C_L (V_{DD} - V_{in})}{I_D} = \frac{C_L (V_{DD} - V_{in})}{\frac{\Delta V_{out}}{\Delta t}}$$

$$C_L = 0.1 \text{ pF}, V_{DD} = 1.5 \text{ V}, V_{in} = \frac{1.5}{2} = 0.75 \text{ V}, \frac{\Delta V_{out}}{\Delta t} = 1 \frac{\text{V}}{\text{ns}}$$

$$\therefore t_{PHL} = \frac{0.1 \times 10^{-12} (1.5 - 0.75) \text{ V}}{1 \text{ ns}} = 7.5 \times 10^{-5} \text{ s} = \underline{\underline{75 \mu\text{s}}}$$

b) Calculate the current I_{on} at $0 < t < t_{PHL}$.

At $0 < t < t_{PHL}$, we assume that the MOSFET remains saturated

$$I_{on} = \frac{1}{2} k_n (V_{in} - V_{th})^2$$

$$V_{th} = 1$$

$$I_{on} = \frac{1}{2} k_n (0.75 - 1)^2 = \frac{1}{2} k_n (0.0625) = \underline{\underline{0.0313 k_n \text{ A}}}$$

c) Given $V_{in} = 0.5 \text{ V}$ and $\mu_n C_{ox} = \frac{50 \mu\text{A}}{\text{V}^2}$ find $\frac{W}{L}$ of the NMOS

$$t_{PHL} = 75 \mu\text{s}$$

$$t_{PHL} = \frac{C_L (V_{DD} - V_{in})}{I_D} = \frac{C_L V_{DD}}{\frac{W_n}{L_n} \mu_n C_{ox} (V_{DD} - V_{th})^2}$$

$$75 \mu\text{s} = \frac{0.1 \text{ pF} (1.5)}{\frac{W_n}{L_n} \times 50 \mu\text{A/V}^2 (1.5 - 0.5)^2}$$

$$75 \mu\text{s} = \frac{1.5 \times 10^{-13}}{\frac{W_n}{L_n} (5 \times 10^{-5})}$$

$$\frac{W_n}{L_n} = \frac{1.5 \times 10^{-13}}{75 \times 10^{-6} \times 5 \times 10^{-5}}$$

$$\frac{W_n}{L_n} = 4 \times 10^{-5} = \underline{\underline{40 \mu}}$$

For parts (d) and (e) assume $V_{DD} = 2.5V$

d) Calculate the new slope of the output voltage $\frac{\Delta V_{out}}{\Delta t}$, at $0 < t < t_{PHL}$

$$t_{PHL} = \frac{C_L (V_{DD} - V_M)}{\frac{\Delta V_{out}}{\Delta t_{new}}}$$

$$V_{DD} = 2.5V$$

$$V_M = \frac{V_{DD}}{2}$$

$$t_{PHL} = 75 \mu s \text{ and } C_L = 0.1 pF$$

$$75 \mu s = \frac{0.1 pF (2.5 - \frac{2.5}{2})}{\frac{\Delta V_{out}}{\Delta t_{new}}}$$

$$\frac{\Delta V_{out}}{\Delta t_{new}} = \frac{0.1 \times 10^{-12} (1.25)}{75 \mu s}$$

$$\frac{\Delta V_{out}}{\Delta t_{new}} = \underline{\underline{1.7 \frac{V}{ns}}}$$


e) Calculate the new t_{PHL}

$$t_{PHL_{new}} = \frac{C_L (V_{DD_{new}} - V_M)}{\frac{\Delta V_{out}}{\Delta t}}$$

$$t_{PHL_{new}} = \frac{0.1 pF (2.5 - \frac{2.5}{2})}{1n} = \underline{\underline{12.5 \mu s}}$$

Question 3

Consider the CMOS inverter below. Take channel modulation into consideration.



Parameter

V_{to}

μ

λ

T_{ox}

NMOS

0.5V

$220 \text{ cm}^2/\text{Vs}$

0.1 V^{-1}

15nm

PMOS

-0.5V

$110 \text{ cm}^2/\text{Vs}$

0.1 V^{-1}

15nm

Dimensions of W and L are in μm

a) Calculate V_m , the voltage midpoint

$$V_m = \frac{V_{tn} + \sqrt{\frac{K_p}{K_n}} (V_{DD} + V_{tp})}{1 + \sqrt{\frac{K_p}{K_n}}}$$

$$K_p = \frac{W_p}{L_p} \mu_p C_{ox} = \left(\frac{12}{1.5}\right) 110 \times 10^{-4} \times \frac{(3.9 \times 8.85 \times 10^{-14})}{15 \times 10^{-9} \text{ m}}$$

$$K_p = 8 (110 \times 10^{-4}) (2.3 \times 10^{-5})$$

$$K_p = 202 \mu\text{A/V}^2$$

$$K_n = \frac{W_n}{L_n} \mu_n C_{ox} = \frac{6}{1.5} \times 220 \times 10^{-4} \times \left(\frac{3.9 \times 8.85 \times 10^{-14}}{15 \times 10^{-9}}\right)$$

$$= 4 \times 220 \times 10^{-4} (2.3 \times 10^{-5})$$

$$K_n = 202 \mu\text{A/V}^2$$

$$V_m = \frac{0.5 + \sqrt{\frac{202}{202}} (3 + 0.5)}{1 + \sqrt{\frac{202}{202}}} = \frac{0.5 + 1(3.5)}{2}$$

$$V_m = \frac{4}{2} = 2 \text{ Volts}$$

b) Calculate A_v , the voltage gain at $V_{in} = V_m$

$$A_v = -g_{mn} (r_{on} \parallel r_p)$$

$$g_{mn} = \frac{W_n}{L_n} \mu_n C_{ox} (V_m - V_{tn})^2$$

$$= \frac{6}{1.5} \times 220 \times 10^{-4} (2.30 \times 10^{-5}) (2 - 0.5)^2$$

$$g_{mn} = \cancel{4.60 \times 10^{-6}} \quad 3.04 \times 10^{-6}$$

$$r_{on} \parallel r_p = \frac{1}{(\lambda_n + \lambda_p) I_{on}}$$

$$I_{on} = \frac{W_p}{L_p} \mu_p C_{ox} (V_m - V_t)^2$$

$$= \frac{6}{2(1.5)} \times 220 \times 10^{-4} (2.30 \times 10^{-5}) (2 - 0.5)^2$$

$$= 2.3 \times 10^{-6} \text{ A}$$

$$r_{on} \parallel r_p = \frac{1}{\left(\frac{0.1}{1.5} + \frac{0.1}{1.5}\right) (2.3 \times 10^{-6})} = 3.3 \text{ M}\Omega$$

$$A_v = -3.04 \times 10^{-6} \times 3.3 \text{ M}\Omega = \underline{\underline{-9.9}}$$

c) Calculate N_{ML} , N_{MH}

$$N_{ML} = V_m - \frac{V_{DD} - V_m}{|A_v|} = \frac{3 - 2}{9.9} = 1.0$$

$$N_{MH} = V_{DD} - V_m (1 + \frac{1}{|A_v|})$$

$$= 3 - 2 \left(1 + \frac{1}{9.9}\right) = 3 - 2.2 = 0.8$$

d) Calculate t_{PHL} and t_{PLH}

$$t_{PHL} = \frac{C_L V_{DD}}{\frac{W_n}{L_n} \mu_n C_{ox} (V_{DD} - V_{tn})^2} \quad ; \quad C_L = 0.5 \text{ pF}$$

$$t_{PHL} = \frac{0.5 \times 10^{-12} \times 3}{\left(\frac{6}{1.5}\right) (220 \times 10^{-4}) (2.30 \times 10^{-5}) (3 - 0.5)^2} = \underline{\underline{296 \text{ ns}}} \quad \underline{\underline{119 \text{ ns}}}$$

$$t_{PLH} = \frac{C_L V_{DD}}{\frac{W_p}{L_p} \mu_p C_{ox} (V_{DD} + V_{tp})^2} = \frac{0.5 \times 10^{-12} \times 3}{\left(\frac{12}{1.5}\right) (110 \times 10^{-4}) (2.30 \times 10^{-5}) (3 - 0.5)^2} = \underline{\underline{119 \text{ ns}}}$$