


1. IMPLEMENT BOOLEAN FUNCTION:

$(x, y, z) = f[1, 2, 3, 4, 7]$  with NAND GATES.

$$y(x, y, z) = \sum(1, 2, 3, 4, 7)$$

$x'$	$x$	$y$	$z$	00	01	10	11
0	0	0	0	0	1	1	1
1	1	0	0	1	0	1	0

Minimized terms:  
 $x'y'z + x'yz' \Rightarrow x'y'z$   
 $xy'z + x'yz \Rightarrow x'yz$   
 $\Rightarrow x'z \parallel$   
 $\Rightarrow yz \parallel$



Q. Simplify THE FOLLOWING Boolean Function USING K-MAP  
method .  $F(A,B,C,D) = \overline{\prod} (3,5,7,8,10,11,12,13)$

$$\Rightarrow g(A,B,C,D) = \overline{\prod} (3,5,7,8,10,11,12,13)$$

$AB$	1+1	1+0	0+0	0+1
$A+B$	0	1	0	2
$A+B'$	4	5	7	6
$A'+B$	12	13	15	14
$A'+B'$	8	9	(0, 0)	10

$$\Rightarrow F = [(A'+B'+C+D) + (A'+B+C+D')] \cdot [(A+A'+C+D') + (A'+B+C+D)] \\ [(A+B+C+D) + (A+B+C+D')] \cdot [(A'+B+C+D') + (A'+B+C+D)]$$

$$\Rightarrow (A'+C+D) \cdot (B'+C+D') \cdot (A+C'+D) \cdot (A'+B+C)$$

Product of sum of  $\Sigma (A,B,C,D) =$

$$(A'+C+D) \cdot (A+C'+D) \cdot (A'+B+C) //$$

3.  
A) Convert D-Flipflop into a JK-Flip Flop :-

→ Available FF = DFF


Required FF = JK FF

$Q_n$	J	K	$Q_{n+1}$	D
0	0	0	0	0
0	0	1	0	0
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	0

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
0	1	1

D	$Q_n$	JK	00	01	11	10
0	0		0	0	1	1
1	1		1	0	0	1

$$D = Q_n \bar{K} + \bar{Q}_n J$$



B) CONVERT JK - FLIP FLOP into T-FLIP FLOP :-

- Available = JK Flip Flop

Required = T Flip Flop

$Q_n$	T	$Q_{n+1}$	J	K
0	0	0	0	x
0	1	1	1	x
1	0	1	x	0
1	1	0	x	1


$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

$Q_n$	0	1
0	0	1
1	x	x

$$J = T$$

$Q_n$	0	1
0	x	x
1	0	1

$$K = T$$



h. EXPLAIN THE VARIOUS INSTRUCTIONS FORMATS WITH ILLUSTRATIVE EXAMPLE.

A computer performs a task based on the instruction provided. Instructions in computer comprises groups called fields. These fields contain different information as for computers every thing is in 0 and 1. So each field has different significance based on which a CPU decides what to perform.

The most common fields are:-

- \* Operation field specifies the operation to be performed like addition.
- \* Address field which contains the location of the operand i.e. Register or Memory location.
- \* Mode field which specifies how operand is to be found.

Instruction is variable length depending upon the number of address it contains. Generally, CPU organization is of three types. Based on the number of address fields.

- \* Single Accumulator Organization
- \* General Register Organization
- \* Stack Organization.

\* In the first organization, the operation is done involving a special register called the accumulator. In second or multiple registers are used for the computation purpose.

\* Only a single organization doesn't need to be applied. A blend of various organization is mostly what we see generally.

\* Based on the number of address in instruction

are classified as:

\* Note that we will use  $x = (A+B) * (C+D)$  Exp

to showcase the procedure.

### 1. Zero Address Instruction

A Stack-Based Computer doesn't use the instruction. To evaluate an expression first it is converted to reverse polish notation i.e.: Postfix Notation.


Expression :  $x = (A+B) * (C+D)$

Postfixed :  $x = A B + C D + * A * B$

TOP means top of stack

$MC[x]$  is any memory location

$A * B$



PUSH A

PUSH B

PUSH A      TOP = A

PUSH B      TOP = B

ADD      TOP = A+B

PUSH C      TOP = C

PUSH D      TOP = D

MUL      TOP = (C+D) \* (A+B)

POP X      MC[x] = TOP

## D. ONE ORDER INSTRUCTIONS

This uses an Implied Accumulator register for data manipulation. One register for data manipulation - one operand is the accumulator and the other is in the register or memory location. Implied means that the CPU already knows that one operand is in the accumulator so there is no need to specify it.

OPCODE	Operand address of operand	Mode.
000000	00000000	00000000

Expression:  $x = (A+B) * (C+D)$   
 AC acts as accumulator

M[ ] is any memory location.

M[T] is temporary location.

Load	A	$AC = M[A]$
Add	B	$AC = AC + M[B]$
STORE	T	$M[T] = AC$
LOAD	C	$AC = M[C]$
Add	D	$AC = AC + M[D]$
MUL	T	$AC = AC * M[T]$
STORE	X	$M[X] = AC$

### 3. TWO ADDRESS INSTRUCTIONS:

This is common in commercial computers.

Here two address can be specified in the instruction. Unlike earlier in one address instructions, the result was stored in the accumulator, here the result can be stored at different location rather than just accumulator, but require more number of bit to represent address.

Opcode	Destination Address	Source Address	Mode.
--------	---------------------	----------------	-------

Here, Destination address can be contained in operand also.

Expression:  $x = (A+B) * (C+D)$

$R_1, R_2$  are registers

$M[J]$  is any memory location.

MOV	$R_1, A$	$R_1 = M[A]$
ADD	$R_1, B$	$R_1 = R_1 + M[B]$
MOV	$R_2, C$	$R_2 = C$
ADD	$R_2, D$	$R_2 = R_2 + D$
MUL	$R_1, R_2$	$R_1 = R_1 * R_2$
MOV	$X, R_1$	$M[X] = R_1$

#### 4. THREE ADDRESS INSTRUCTIONS:

This has three address field to specify a register or a memory location. Program created are much short in size but number of bits per instruction increase. These instruction make creation of program much easier but it does not mean that program will run much faster because now instruction only contain more information but each micro operation [changing content of register, loading address in address bus etc]. will be performed in one cycle only.

Opcode	Destination address	Source Address	Source Address mode.
--------	---------------------	----------------	----------------------

$$\text{Expression : } x = (A+B) * (C+D)$$

$R_1, R_2$  are registers


$M[J]$  is any memory location.

ADD	$R_1, A, B$	$R_1 = M[F] + M[B]$
ADD	$R_2, C, D$	$R_2 = M[E] + M[D]$
MUL	$x, R_1, R_2$	$M[X] = R_1 * R_2$

## 5. VON-NEUMANN ARCHITECTURE WITH A NEAT DIAGRAM:

VON-NEUMANN architecture was first published by John Von Neumann in 1945. His computer architecture design consists of a Control Unit, Arithmetic and Logic Unit [ALU], Memory Unit, Registers and Input / Outputs.

\* Von-Neumann Architecture is based on the stored program. Data are stored in the same memory. This design is still used in most computers produced today.



### \* CENTRAL PROCESSING UNIT:

\* The Central processing unit is the electronic circuit responsible for executing the instruction of a computer program.

\* The CPU contains the ALU, CU and a variety of registers.

\* REGISTERS: Registers are high speed storage areas in the CPU. All data must be stored in a register before it can be processed.

MAR	MEMORY ADDRESS REGISTER	Holds the memory location of data that needs to be accessed.
MDR	MEMORY DATA REGISTER	Holds data that is being transferred to or from memory.
Ac	Accumulator	Where intermediate arithmetic and logic results are stored.
PC	PROGRAM COUNTER	Contains the address of the next instruction to be executed.
CIR	CURRENT INSTRUCTIONS REGISTER	Contains the current instruction during processing.

#### \* ARITHMETIC AND LOGIC UNIT [ALU]

The ALU allows arithmetic [Add, Subtract, etc] and logic AND, OR, NOT, etc] operation carried out.

#### \* CONTROL UNIT:

The control unit controls the operations of the computer ALU, memory and input / output devices, telling them how to respond to the program instruction it has read and interpreted from the memory unit.

## \* BUSES :

Buses are the means by which data is transmitted from one part of a computer to another connecting all major internal components to the CPU and memory.

Address Bus	Carries the address of data between the processor and memory.
DATA BUS	Carries data between the processor and memory unit and the input / output devices.
CONTROL BUS	Carries control signals / commands from the CPU in order to control and co-ordinate all the activities of the computer.

## \* MEMORY UNIT:

The memory unit consists of RAM, sometimes referred to as primary or main memory. Unlike a hard drive, this memory is fast and also directly accessible by the CPU.

RAM is split into partitions, each partition consisting of an address and its content [both in binary form].

The address will identify every location in the memory. Loading data from permanent memory into the faster and directly accessible temporary memory, allows the CPU to operate much quicker.