| NetID: | ewn7 | [page <b>1/9</b> ] |
|--------|------|--------------------|
|        |      | <b>⋖</b> ~ 、       |

## ECE/COMPSCI 350 - Digital Systems

Section 001 - Fall 2023 - Midterm Exam #1

|                                   | 555  |  |  |   |              |    |
|-----------------------------------|--|--|--|---|--------------|----|
| Name:                             | Edmond   | Niv  |  |   |              |    |
| READ THIS:                        | :  |  |  |   |              |    |
| exco<br>you<br>and<br>• We<br>Net | ception of one single-sic<br>u are caught violating to<br>d will have an academic<br>e will likely be scanning<br>tID on the upper right o | ded 8.5x11 or Adhese rules by the cintegrity violathis exam for gire each page be of the exam. You | 4 reference shee<br>he teaching staff<br>ation filed agains<br>rading, so to kee<br>efore you begin!<br>ou have 75 minut | p things together, please<br>There are <b>9</b> pages total.<br>tes for 7 questions, so ain | on the exam  | ,* |
| _                                 | the <b>honor pledge</b> belo<br>not be graded if you do i  |  | ·  | nd the rules of this exam   | ı period. Yo | uI |

Signature:

Date:

| Netib [page 2/9]   |
|--|
| Question 1 [32 points]: You are given the function $F(A, B, C) = \sum m (3,4,5,7)$ .   |
| (a) [8 pts] Give the canonical sum-of-products representation of F.  (The logical expression in full written-out form)   |
| (b) [12 pts] Give the logic expression for the minimal sum-of-products form of F. Space if given below for you to work out the simplification, but put your final expression in the box provided. Hint: the minimal form has two terms of two inputs each. |
|  |

NetiD: \_\_\_\_\_\_ [page **3/9**]


(c) [4 pts] Draw a circuit representing the expression from part (b) as a 2-level circuit <u>using only NAND</u> <u>gates</u>. The inputs and their complements are freely available.

(d) [8 pts] Give the canonical product-of-sums representation of F. (The logical expression in full written-out form)

1 1: )

Question 2/12 pts]: You have just a single 4:1 mux. You have <u>no</u> other gates at all. Further, you <u>don't</u> have access to the complemented form of the inputs. Show how you can implement the following logic expression under these constraints. Do so by writing one of  $\{0, 1, a, b, c, d\}$  into each mux input box  $\square$ .

Expression:  $\bar{d}(a\bar{c}+bc)+\bar{c}d$ 



NetID: <u>ewn</u> [page **5/9**]

Question 3: [10 pts] Below is Verilog for a 6-bit sign detector that's kind of silly.

(a) [6 pts] One specific input value will give incorrect results. What is it? Why?

(b) [4 pts] What simple change could you make to fix it? You may use behavioral or structural Verilog.

## Question 4: [20 pts] Some binary arithmetic:


(a) [12 pts] Show the binary addition of the 8-bit values 01111001 and 01100100.


(b) [4 pts] What is the decimal interpretation of this for 2's complement signed numbers? Is there signed overflow? Why or why not?

(c) [4 pts] What is the decimal interpretation of this for unsigned numbers? Is there unsigned overflow? Why or why not?

NetID: <u>ewn7</u> [page **7/9**]


Question 5: [8 pts] Use a 3:8 decoder, a 4:2 encoder, and any number of OR gates to make a full adder that takes input bits A, B,  $C_{ln}$  and produces output bits  $C_{out}$  and S. A template is provided.






NetID: <u>@W/7</u> [page **8/9**]

Question 6: [6 pts] The circuit below has a D Flipflop and a D Latch driven from the same d and clk signals:



Below is a timing diagram from GTKwave showing changes to d and clk, along with indicators of specific points in time.



What are q\_dff and q\_dlatch at each of the time points indicated?

| Time  | q_dff | q_dlatch |
|-------|-------|----------|
| 8 ns  |       |          |
| 16 ns |       |          |
| 19 ns |       |          |
| 22 ns |       |          |
| 25 ns |       |          |
| 32 ns |       |          |

NetID: \_ewn7\_ [page **9/9**]

Question 7: [12 pts] Use Booth's algorithm (original, not modified) to multiply -5 (the multiplicand) and 7 (the multiplier). The inputs should be treated as 4-bit values and the product will be an 8-bit value. Similar to how we saw in lecture, assume we've done the space savings hacks so the product register has both the product under construction and the multiplier being consumed. Write out each individual step (e.g. "Shift right", "Add M", or even "Add nothing") and the resulting value in the 8-bit product register.

As a hint, note that -5\*7 = -35.

| / |     |   |  |  |
|---|-----|---|--|--|
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   | v*  |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   | . • |   |  |  |
|   |     | , |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |
|   |     |   |  |  |