CprE 381, Computer Organization and Assembly-Level Programming

Lab 2 Report


Student Name	Jacob Boicken

Submit a typeset pdf version of this on Canvas by the due date. Refer to the highlighted language in the lab document for the context of the following questions.

[Part 0] Describe the provided DFF in dffg.vhdin terms of edge sensitivity and reset type (active low/high and synchronous/asynchronous).


The D Flip flop works on activates on the rising edge of the clk and resets asynchronously to 0.

[Part 2 (a)] Draw the interface description for the MIPS register file. Which ports do you think are necessary, and how wide (in bits) do they need to be?



[Part 2 (b)] Create an N-bit register using this flip-flop as your basis. In vhdl submitted. Nothing needed here.

[Part 2 (c)] Waveform.



[Part 2 (d)] What type of decoder would be required by the MIPS register file and why?
5:32 decoder as the register file needs to take in an input of 5 bits to select which of the 32 registers to read/write from

[Part 2 (e)] Waveform.

Decoder with enable, goes through every enabled case with 2 disabled

Wave - Default :====									****	_						
<u></u>	Msgs															
/tb_decoder/s_en	1												ı			
<u>★</u> → /tb_decoder/s_S	5'h0A	XX	00	01	02	03	04	05	06	07	08	09	0/4	_;	0B	0C (
<u>■</u> → /tb_decoder/s_D	32'h00000400	000	000	000	000	000	000	000	000	000	000	000	000)	000	000
													П			

Wave - Default :																				
4 1 →	Msgs																			
/tb_decoder/s_en	0 5'h1F		OF.	10		112	113	14	I 15	I 16	17	18	19	1A	I 1B	1C	I 1D	I 1E	I 1F	
	0.000	000	1		000	1			1	1			_		080					000

[Part 2 (f)] In your write-up, describe and defend the design you intend on implementing for the next part. I chose to do a dataflow designed for a 32 bit, 32:1 MUX. This is because is should be easy to do by mapping each 32bit input to an array then converting the 5bit select input to an int to index the array.


[Part 2 (g)] Waveform.

I made an 32 length array of 32 bit std logic vectors, and loaded each up with different values.




[Part 2 (h)] Draw a (simplified) schematic for the MIPS register file, using the same top-level interface ports as in your solution describe above and using only the register, decoder, and mux VHDL components you have created.

(Write Enable from previous picture)




[Part 2 (i)] Waveform.


I tested the Reset, then writing, writing disabled, and that \$0 doesn't get changed even if write is enabled.




[Part 3 (a)] Waveform. I tested adding A + B, A+Immd, Loading Immd, A-B, and A - Immd



[Part 3 (b)] Draw a symbol for this MIPS-like datapath.




[Part 3 (c)] Draw a schematic of the simplified MIPS processor datapath consisting only of the component described in part (a) and the register file from problem (1).



[Part 3 (d)] Include in your report waveform screenshots that demonstrate your properly functioning design. Annotate what the final register file state should be.

First two pictures show the loading of immediate values. Second and third show arithmetic between registers and loading negative value. Final image shows the first instruction being loaded into the actual register.

Final register is 7 - 35 = -28, which is shown in 3^{rd} picture.



[Part 4 (a)] Read through the mem.vhd file, and based on your understanding of the VHDL implementation, provide a 2-3 sentence description of each of the individual ports (both generic and regular).

data_width – the size of memory at each address which is default 32 bit / 4bytes addr_width – the amount of memory available regarding 2 ^ addr_width

clk – The rising edge clock which activates the loading of data into memory.

Addr – The address of memory can be any value 1023 to 0 in form of std logic vector. Is used to index an array ram of 32bit words.

Data – The data to be stored into the array ram. Is an std logic vector of 32 bits in length.

We – The write enable bit. If it is high, 1, then data can be stored into ram at addr.

Q – The return value. If the clk is rising then, we get back the value that was stored into ram. Otherwise we get what was already in ram at index Addr.

[Part 4 (c)] Waveforms.

I do each 3 steps at once for each memory location. So 0x0, 0x100, 0x1, 0x101, and so on.

I did not use the modified dmem that I created. Was not sure which I needed to use. So values are 1, 2, ... and not negative.

		m/s_CLK m/s_WE	1 0		H	—						-				_						-	
	/tb_dme		32't	1000000	03	000000	01	XXX	000000	01		00000	002	XXX	00000	0002		0000	0003	XXX	00000	003	
		m/s_Data	a 32'r	000000	00	000000	00	000000	01	000000	00			00000	002	0000	0000			00000	003	00000	000
 ◆	/tb_dme	m/s_Add	r 10't	102		000		100				001		101				002		102			
																						_	
														1									
0000	0004	YY	X 1	000000	04		-	00000	05	YYY	. Inc	00000	15		000	00000	6	YYY	. 0000	20006			
0000	0007		00000		0000	0000	Ť	00000	0.5		00005		00000	200		00000		00000			00000		
002		110			00000	0000		04		104		\Rightarrow	00000	000	00			105	7000	1000	,00000		
003	+-	110	3			+-	10	04		1104	\dashv	-		_	100:	-		105	_	_			
										W.													
	0007	VVV	00000	207		000000	00	VVV	000000	00		00000	200	VVV	000000	00		000000	0.4	/VV 0	0000004		=
0000			000000			000000	08		000000			000000		XXX				000000			000000		_
0000	0000	000000	107	000000				000000	108	000000	00			000000	09	000000	00			000000	A 100	000000	
006		106				007		107				008		108				009		109			

[Part 5 (a)] What are the MIPS instructions that require some value to be sign extended? What are the MIPS instructions that require some value to be zero extended?

Zero: Andi, Ori

Sign: Addi, Addiu, load and stores (ll, lw, sb, etc), load and store floating point, Slti, Sltiu

[Part 5 (b)] what are the different 16-bit to 32-bit "extender" components that would be required by a MIPS processor implementation?

I think this would just need an add gate. All it does is calculate the result of input ExtendType (high for signed and low for zero) and 15^{th} bit of the data ANDed together. This result is then set down the outputs top 16 bits and the input 16 bits are set to the outputs bottom 16 bits.

[Part 5 (d)] Waveform.

Top bit is extend type

Top 16 bits is the input and bottom 32 bits is output.

Then, there are the values in decimal.


4	Msgs						
Select Mode							
/tb_extender_16t3	-No Data-						
Hex							
■ / /tb_extender_16t3 ■ / /tb_extender_16t3	-No Data-	0000	8000	F000	FFFF	1111	000F
+ /tb_extender_16t3	-No Data-	(00000000)	FFFF8000	FFFFF000	0000FFFF	00001111	0000000F
Decimal							
+ /tb_extender_16t3	-No Data-	(0	-32768	-4096	-1	4369	15
# /tb_extender_16t3	-No Data-	(0	-32768	-4096	65535	4369	15

[Part 6 (a)] what control signals will need to be added to the simple processor from part 2? How do these control signals correspond to the ports on the mem.vhd component analyzed in part 3?

Write enable for memory Select Mem or ALU for register write data Zero or One extend select

We need an additional write enable memory bit. This is to control the stores to memory when using a sw instruction (or similar). Additionally, we need to add a control signal for a MUX to select if we are loading a value from memory.


[Part 6 (b)] Draw a schematic of a simplified MIPS processor consisting only of the base components used in part 2, the extender component described in part 4, and exit




[Part 6 (c)] Waveform.

Fourth picture shows final value loaded in address 511 in memory.

I did not use the modified dmem that I created. Was not sure which I needed to use. So values are $1, 2, \ldots$ and not negative. This test loaded up values of $1, 2 \ldots$ until 7 and adds them all to together. So the last value stored is 0x1C or 28.





(More on next page.)

