

Name: MD. Morhiur Rahman

ID: 2017-1-60-165

Course Code: CSE442

Ans to the ques No: 1

a) Given that,
Memory location will start from \Rightarrow
~~00~~ 08H

So, code:

MOV A, B

MOV ~~00~~ 08H, A

MOV 09H, A

MOV 0AH, A

Ans to the ques No. 2

$$\begin{array}{rcl} a) & C9H & \rightarrow 11001001 \\ & 2DH & \rightarrow 00101101 \\ \hline & & 11110110 \end{array}$$

So, Here, $OV = \text{overflow} = 0$

$P = \text{parity bit} = 0$

$AC = \text{Auxiliary carry} = 1$

$CY = \text{carry} = 0$

$$\begin{array}{rcl} b) & B5H & \rightarrow 1011110 \\ & 7EH & \rightarrow 00001110 \\ \hline & & 11011100 \end{array}$$

So, Here, $OV = \text{overflow} = 0$

$P = \text{parity} = 1$

$AC = \text{Auxiliary} = 1$

$CY = \text{carry} = 0$

Ans:

Ans to the Ques NO: 3

Given that,

the pulse width is = $4x$

where x = last digit of the student

ID

so, the pulse = ~~45 ms~~ 45 ms

As we know that,

$$XTAL = 11.059 \text{ kHz}$$

$$\text{So clock frequency} = \frac{11.059}{12} = 921.6 \text{ kHz}$$

$$\text{So, clock periods} = 1/921.6 = 1.085 \text{ microsecond.}$$

$$\text{So, The clocks amount} = \frac{(45 \times 1000)}{1.085}$$

$$= 41,474 \text{ clocks}$$

So, the TH and TL value \Rightarrow

$$\Rightarrow 65536 - 41474 \quad [FFFF = 65535]$$

$$[FFFF + 1 = 65536]$$

$$\Rightarrow 24, 062$$

So, In hex the address is $= 5DFEH$

So, $TH = 5D$ and $TL = FE$

Code :

~~clr~~

CLR ~~P1.5~~ P1.5

MOV TMOD, #01

Here : MOV TLO, #FEH

MOV TH0, #5DH

SETB ~~P1.5~~ P1.5

SETB TRO

Again : JNB TFO, Again

CLR ~~P1.5~~ P1.5

CLR TRO

CLR TFO

Ans to the Ques NO: 4

Given that,

the student id: 165 Delay: 255

org 0000H

Rept: CPL P1.0

L Call Delay

S Jump Rept

~~org~~ org 0100H

Delay: MOV R1, #20

22: MOV R0, #640

21: DJNZ R0, 21

DJNZ R1, 22

Ret

END

Ans to the Ques No: 3

An interrupt is a special condition that ~~occurs~~ arises during the working period of micro-processor it is executing with ISR. A hardware interrupt process ~~also~~ occurs operating system signal on the external pins of the micro-processor 8086 has two pins to accept ~~hardware~~ interrupts. ~~These~~ where are NMI and

INTR

1. NMI is non-maskable interrupt.

It is high triggered and high priority interrupt. The microprocessor executes

INT2 on receiving an interrupt.

2. INTR is maskable interrupt. It is
levelled triggered and ~~for~~ lower
priority interrupt the micro processor
executes 2 INTA pulse on receiving
an interrupt on INTR line.