


FP16 Floating Point Adder - Block Diagram

System overview based on the implemented Logisim submodules

Input / output format

Sign (1 bit)	Exponent (5 bits)	Fraction (10 bits)
--------------	-------------------	--------------------

IEEE-style binary16 field layout; exponent bias = 15



Design notes

- Inputs are normal FP16 numbers as specified; output special cases are encoded in standard FP16 form.
- Rounding, normalization, overflow and underflow are handled before the final packing stage.

Internal Submodule Flow

Logical data path; submodule names follow FPA3(4).circ

