

Selected Topics in Electronics

Team Project

8bits Sequential Multiplier

Done by: Shady Medhat Salah 2017/13034

Ahmed Hisham 2017/01234

Ahmed Mohamed Abdel Hamid 2017/09051

supervised by: Dr. Ashraf Abdel Haq

Eng.Mariam Elhussein Ibrahim Mahmoud

Table of content

1.	Int	roduction	. 1
2.	De	sign procedure for your project.	. 1
3.	De	sign code and simulation code for each block	. 3
1		Full Adder	. 3
	a.	VHDL code	. 3
	b.	RTL viewer	. 3
	c.	Block simulation	. 4
2	?-	8-bit Register	. 4
	a.	VHDL code	. 4
	b.	RTL viewer	. 5
	c.	Block simulation	. 5
3	i_	8-bit Shift Right Register	. 6
	a.	VHDL code	. 6
	b.	RTL viewer	. 7
	c.	Block simulation	. 7
4	-	16-bit Shift Right Register	. 8
	a.	VHDL code	. 8
	b.	RTL viewer	. 9
	c.	Block simulation	. 9
5	i -	System Controller	10
	a.	VHDL code	10
	b.	RTL viewer	12
	c.	Block simulation	13

6-	Complete circuit	14
a.	VHDL code	14
b.	RTL viewer	17
4. Te	st bench for the complete design.	17
1-	Test Bench code format	17
2-	Case 1 (constant input)	18
3-	Case 2 (instantaneous input)	18
4-	Case 3 (reset)	19
5. Sy	nthesis for your design	19
6. Co	onclusion.	19

Table of Figures

Figure 1 8-bits sequential multiplier	1
Figure 2 system controller FSM	2
Figure 3 Full Adder RTL circuit viewer	3
Figure 4 Full Adder simulation test	4
Figure 5 Register RTL circuit viewer	5
Figure 6 Register simulation test	5
Figure 7 8-bits Shift Register RTL circuit viewer	7
Figure 8 8-bits Shift Register simulation test	7
Figure 9 16-bits Shift Register RTL circuit viewer	9
Figure 10 16-bits Shift Register simulation test	9
Figure 11 system controller RTL circuit viewer	2
Figure 12 system controller simulation test	3
Figure 13 Sequential Multiplier RTL circuit viewer	17
Figure 14 test bench vector waveform setup	8
Figure 15 Case 1 (constant input)	8

1. Introduction.

The digital circuits are one of the most essential parts in our everyday life and affect every aspect of it. VHDL, also known as Very High-Speed Integrated Circuit (VHSIC) Hardware Description Language, is a language used in order to ease the designing process of the digital circuit as it deals with the digital circuit as if it is a programming language like c/c++ or python.

Adder and Multipliers are one of the essential parts in any ALU circuit in any device as any instruction being carried out in any system is consists of simple math instructions of basic arithmetic operations.

The objective of this is to implement an 8 by 8 sequential multiplier to get an output of 16 bit using a simple shift register circuits and Full Adder circuit.

2. Design procedure for your project.

The design for this project is based on the, firstly, behavioral structure as first this project starts by building the basic blocks of the circuit of the sequential multiplier.





Figure 1 8-bits sequential multiplier

First the project starts with implementing each block as shown in the previous figure. Then determining the signals that is going to connect the blocks with each other's.

lastly, map the connections and implement external processes like the "ANDing" process before the Full Adder block.

The last part of the design is the system controller. The system controller is designed using Finite State Machine which is given as shown in the next figure



 $Figure\ 2\ system\ controller\ FSM$

3. Design code and simulation code for each block.

1- Full Adder

a. VHDL code

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
entity Full_Add_8bits is
generic (size : integer := 8 );
port
x,y: in std logic vector ((size-1) downto 0);
       : out std_logic_vector (size downto 0)
);
end entity;
architecture behave of Full_Add_8bits is
begin
process(x,y)
variable c : std_logic_vector (size downto 0);
begin
       c(0):= '0';
       for i in 0 to (size-1) loop
               s(i) \le x(i) \times c(i) \times c(i);
               c(i+1):=(x(i)and y(i))or(y(i)and c(i))or(x(i) and c(i));
        end loop;
        s(size) <= c(size);
        end process;
end behave;
```

b. RTL viewer




Figure 3 Full Adder RTL circuit viewer

c. Block simulation

The Full Adder is responsible of the summation part in the sequential multiplier circuit.




Figure 4 Full Adder simulation test

2- <u>8-bit Register</u>

```
library IEEE;
use IEEE.std logic 1164.all;
entity REG_8bits is
generic (size : integer := 8);
port
data in: in std logic vector (size-1 downto 0);
in_load , in_clk : in std_logic;
               : out std logic vector (size-1 downto 0)
data out
);
end REG 8bits;
architecture behave of REG 8bits is
signal reg signal: std logic vector (size-1 downto 0);
begin
process (in_clk , in_load)
begin
       if rising_edge(in_clk) then
               if in load='1' then
               reg signal<= data in;
               end if;
       end if:
end process;
data_out <= reg_signal;
end architecture;
```




Figure 5 Register RTL circuit viewer

c. Block simulation

The function of the register is to load and store the data in it if the in_load is high (in_load = '1').




Figure 6 Register simulation test

3- <u>8-bit Shift Right Register</u>

```
library IEEE;
use IEEE.std logic 1164.all;
entity Shift REG R 8bits is
generic (size : integer := 8);
port
data in: in std logic vector (size-1 downto 0);
in_load , in_clk , in_shift : in std_logic;
            : out std logic vector (size-1 downto 0)
data out
);
end Shift_REG_R_8bits;
architecture behave of Shift REG R 8bits is
signal reg_signal: std_logic_vector (size-1 downto 0);
begin
process (in_clk , in_load , in_shift)
       begin
       if rising_edge(in_clk) then
               if in load='1' then
               reg_signal<= data_in;</pre>
               elsif in shift = '1' then
               reg_signal <= '0'& reg_signal(size-1 downto 1);</pre>
               end if;
       end if;
end process;
data_out <= reg_signal;</pre>
end architecture;
```




Figure 7 8-bits Shift Register RTL circuit viewer

c. Block simulation

The 8-bit Shift register has 2 main functions. First is to load the input data. secondly is to shift right ,in other words divide by 2, to the stored data.




Figure 8 8-bits Shift Register simulation test

4- 16-bit Shift Right Register

```
library IEEE;
use IEEE.std logic 1164.all;
entity Shift_REG_R_16bits is
generic (size : integer := 8);
port(
data_in : in std_logic_vector (size downto 0);
in load, in clk, in shift, in rst: in std logic;
data out : out std logic vector ((2*size-1) downto 0)
);
end Shift REG R 16bits;
architecture behave of Shift REG R 16bits is
signal reg_signal: std_logic_vector ((2*size) downto 0);
begin
process (in clk, in load, in shift, in rst)
       begin
       if in rst = '1' then
               reg_signal <= (others => '0');
       elsif rising edge(in clk) then
               if in load='1' then
               reg signal((2*size) downto size)<= data in;
               elsif in_shift = '1' then
               reg signal <= '0'& reg signal(2*size downto 1);</pre>
               end if;
       end if;
end process;
data_out <= reg_signal((2*size-1) downto 0);</pre>
end architecture;
```




Figure 9 16-bits Shift Register RTL circuit viewer

c. Block simulation

The 16 bit shift register is designed insert the input 9 bits in to the most significant bits of the register, this shift register is a Right shift register.




Figure 10 16-bits Shift Register simulation test

5- System Controller

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
use ieee.std_logic_unsigned.all;
entity system controller is
port (
in_clk : in std_logic ;
in_rst, in_start : in std_logic := '0';
out load multiplier, out shift multiplier: out std logic;
out shift multiplicand: out std logic;
out_reset_product ,out_load_product, out_shift_product : out std_logic;
out done: out std logic:= '0'
);
end entity;
architecture behave of system controller is
-- initializing the states
TYPE type fstate IS (S0,S1,S2,S3);
SIGNAL reg fstate: type fstate:= SO;
begin
-- process to load the state
PROCESS (in_clk,reg_fstate , in_rst , in_start)
  variable counter : std_logic_vector(2 downto 0) := (others => '0');
  BEGIN
  if in_rst = '1' then
       out reset product <= '1';
       counter := (others => '0');
       reg fstate <= S0;
       elsIF rising_edge(in_clk) THEN
               case reg_fstate is
               when SO =>
                              out done <= '0';
                              if in start = '1' then
                              reg_fstate <= S1;
                              out_load_product <= '0';
                              out shift product <='0';
                              out shift multiplier <= '0';
```

```
out load multiplier <= '1';
               out_shift_multiplicand <= '1';
               out reset product <= '1';
               counter := (others => '0');
       -- Inserting 'else' block to prevent latch inference
        else
       reg fstate <= S0;
             end if;
when S1 =>
       reg_fstate <= S2;
       out load multiplier <= '0';
       out_shift_multiplicand <= '0';
       out done <= '0';
       out_shift_product <='0';
       out shift multiplier <= '0';
       out_reset_product <= '0';
       out load product <= '1';
       -- first time for S2 , counter == 001 , first summtion
       counter := unsigned(counter)+1;
when S2 =>
       out load multiplier <= '0';
       out_shift_multiplicand <= '0';</pre>
       out reset product <= '0';
       out_done <= '0';
       out_load_product <= '0';
       out_shift_product <='1';
       out shift multiplier <= '1';
       if counter = "000" then
       reg fstate <= S3;
       else
       reg fstate <= S1;
       end if;
```




Figure 11 system controller RTL circuit viewer

c. Block simulation

In this block simulation, the system controller has 4 states where it has different effect on the output signals such as the out_load_multiplier and out_shift_multiplicand. The behavior of the states can be shown in the following table.

state	S0	S1	S2	S3	
outputs	start = '1'	counter +=1		counter over flows	reset = '1'
out_load_multiplier	1	0	0	0	Х
out_shift_multiplicand	1	0	0	0	Х
out_reset_product	1	0	0	0	1
out_load_product	0	1	0	0	X
out_shift_product	0	0	1	0	X
out_shift_multiplier	0	0	1	0	Х
out_done	0	0	0	1	0




Figure 12 system controller simulation test

6- Complete circuit

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity Sequential Multiplier 8bits is
generic (n : integer := 8);
port
clk, rst, start: in std logic;
A, B: in std_logic_vector ((n-1) downto 0);
done: out std logic;
P: out std logic vector ((2*n-1) downto 0)
);
end entity;
Architecture behave of Sequential Multiplier 8bits is
--signals for the multiplicand
-- load input for the multiplicand REG
signal shift multiplicand : std logic;
-- in this case it will have the value of B
signal Multiplicand : std logic vector ((n-1) downto 0);
--signals for the multipier
-- multiplier(0) is the indicator it the mutilpilicand is the same or '0's
signal multiplier: std_logic_vector ((n-1)downto 0);
--load multiplier, shift multiplier
signal load multiplier, shift multiplier: std logic;
-- signals for the full adder
--inputs of the adder
signal adder x, adder y: std logic vector ((n-1)downto 0);
signal adder out : std logic vector (n downto 0);
--signals for the output of the adder and the final stage
signal product : std logic vector ((2*n-1)downto 0);
signal reset_product , load_product , shift_product : std_logic;
-- components
-- register (used for loading B)
Component REG 8bits is
generic (size : integer := 8);
port
data in: in std logic vector (size-1 downto 0);
```

```
in load, in clk: in std logic;
data out
            : out std logic vector (size-1 downto 0)
);
end component;
-- shift right register 8 bits (used for loading A)
component Shift REG R 8bits is
generic (size : integer := 8);
port
data in: in std logic vector (size-1 downto 0);
in load, in clk, in shift: in std logic;
           : out std logic vector (size-1 downto 0)
data out
);
end component;
-- Full adder 8 bits
component Full Add 8bits is
generic (size : integer := 8 );
port
x,y : in std_logic_vector ((size-1) downto 0);
       : out std logic vector (size downto 0)
);
end component;
-- shift right register 16 bits (used for loading A)
component Shift REG R 16bits is
generic (size : integer := 8);
port
data in: in std logic vector (size downto 0);
in load, in clk, in shift, in rst: in std logic;
           : out std_logic_vector ((2*size-1) downto 0)
data out
);
end component;
--system controller
component system controller is
port (
in clk: in std logic;
in rst, in start: in std logic:= '0';
out load multiplier, out shift multiplier: out std logic;
out shift multiplicand: out std logic;
out reset product, out load product, out shift product : out std logic;
out done: out std logic
);
end component;
```

```
-- start behave
begin
-- port mapping phase
From B to multiplicand: REG 8bits
port map (data in => B, in load => shift multiplicand, in clk => clk, data out =>
Multiplicand);
From A to multiplier: Shift REG R 8bits
port map (data in => A, in load => load multiplier, in clk => clk, in shift => shift multiplier,
data out => multiplier);
From OutputOfAND to FullAdder: Full Add 8bits
port map (x=> adder x,y=> adder y,s=> adder out);
--from the Adder to the product
From FullAdder_to_product: Shift_REG_R_16bits
port map (data in => adder out, in load => load product, in clk => clk, in shift =>
shift product, in rst => reset product, data out => product);
-- system controller
sys con: system controller
port map (in clk => clk, in rst => rst, in start => start,
               out load multiplier => load multiplier, out shift multiplier=> shift multiplier,
               out shift multiplicand => shift multiplicand,
               out reset product => reset product ,out load product => load product,
out shift product => shift product,
               out done => done );
adder y <= product(15 downto 8);
Anding:process(load multiplier, shift multiplicand)
       begin
              for i in 0 to 7 loop
                     adder x(i) <= multiplicand(i) and multiplier(0);
              end loop;
       end process;
p <= product;</pre>
end behave;
```




Figure 13 Sequential Multiplier RTL circuit viewer

4. Test bench for the complete design.

1- Test Bench code format

```
library ieee;
use ieee.std logic 1164.all;
entity Sequential multiplier 8bits tb is
end entity;
architecture test of Sequential multiplier 8bits tb is
signal A, B: std logic vector(7 downto 0);
signal clk , rst , start : std_logic ;
signal done: std logic;
signal P: std logic vector (15 downto 0);
component Sequential_Multiplier_8bits is
generic (n : integer := 8);
port(
clk , rst , start : in std_logic;
A, B: in std_logic_vector ((n-1) downto 0);
done: out std logic;
P: out std_logic_vector ((2*n-1)downto 0)
);
end component;
begin
T1: Sequential Multiplier 8bits
port map (clk,rst,start,A, B,done,P);
```

```
clk <= '0', '1' after 10 ns, '0' after 20 ns, '1' after 30 ns,'0' after 40 ns,'1' after 50 ns,'0' after 60 ns; start <= '1', '0' after 20ns; --rst <= '0', '1' after 40 ns, '0' after 60 ns; a <= "00000101"; b <= "00001111"; end test;
```

Since this version of Quartus is not compatible with this format of Test Bench files, so this project will use a simple Vector Waveform to analysis the different cases




Figure 14 test bench vector waveform setup

2- Case 1 (constant input)

In the first test case the inputs are kept constant in order to make sure that there is no probability of error from the inputs during this test.





Figure 15 Case 1 (constant input)


3- Case 2 (instantaneous input)

In this case the inputs are instantaneous, which means that the inputs are only available for a short amount of time (during the loading phase to the registers)



4- Case 3 (reset)

In this case, the last test is the reset of the circuit. The reset acts as a force stop where the output becomes zeros '0' and it also stops the process of multiplication and starts the process from the beginning and waits for the starts signal.



5. Synthesis for your design.

After finishing implementing this project and testing all the cases for the wanted circuit, the code is uploaded on an Altair development kit to be tested in real life. In order to burn (upload) the tested code to be tested in real life, an FPGA kit is used. The upload is being processed according to the datasheet of the used type of kits.

6. Conclusion.

In this project, the output of the product P is out after 2*n clocks, which means 16 in this case, as there are 2 states that are responsible for the processing of the multiplication which are S1 and S2.

In case of separating the state loading and the process of the state itself, the variable counter that is introduced in the state machine in order to make a loop like effect in the states, the counter behaves independently outside the wanted scope. And for that the counter is needed to be controlled by the clock of the system. This is one of the reasons why the output P is produced after 2*n clocks.